- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384045 > UPD7229 (NEC Corp.) 1/8, 1/16 DUTY LCD CONTROLLER/DRIVER PDF資料下載
參數(shù)資料
| 型號(hào)： | UPD7229 |
| 廠商： | NEC Corp. |
| 英文描述： | 1/8, 1/16 DUTY LCD CONTROLLER/DRIVER |
| 中文描述： | 1 / 8，1 / 16稅LCD控制器/驅(qū)動(dòng) |
| 文件頁數(shù)： | 38/64頁 |
| 文件大?。?/td> | 314K |
| 代理商： | UPD7229 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當(dāng)前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
Data Sheet S10299EJ4V0DS00
38
μ
PD16434
8. RESET OPERATION
The
μ
PD16434 is initialized as follows, when a high level is input to the RESET pin :
The chip address compare data (compared with CA1, CA0 inputs) is initialized to 00.
In a multi-chip configuration, /BUSY output operation will differ, depending on whether CA1 and CA0 of the chip
are 00 (coinciding address) or not (non-coinciding address) (refer to Figure 8–1).
When CA1, CA0 = 00
: Sets /BUSY output to low, if /CS = 0. If /CS = 1, sets /BUSY output to high
impedance.
Other than 00
: Sets /BUSY output to high impedance, regardless of /CS input.
In a single chip configuration, /BUSY output operation is the same as that when CA1 and CA0 are 00.
All processing operations (command/data processing, reading timing signal and display data to the row and
column driver) are stopped.
V
LC3
level DC current is output from each LCD drive signal output pin (C0 to C41, R15/C42 to R8/C49, R0/R8
to R7/R15).
The internal functions are set as follows (to the same conditions as when these commands are executed) :
SWM (I
1
I
0
= 00)
: Auto-increment mode
LDPI (D
6
to D
0
= 0000000)
: Data pointer is cleared to 0
SMM (M
2
to M
0
= 000)
: 8-time-divisions, R0/R8 to R7/R15 pins serve as R0 to R7 pins, SYNC pin is set in
the input mode, the data memory is set to bank 0.
SFF (F
2
to F
0
= 000)
: Frame frequency is set to f
CL
/2
14
.
The byte transfer end counter is cleared.
If the
μ
PD16434 is in the standby mode, the standby mode is maintained.
The data memory contents become undefined.
When the high level input to the RESET pin is returned to low, the operation becomes possible, according to the
initialized contents. In addition, the next processing will be performed at the falling edge of the RESET signal. The display
output will be the same as when the DISP OFF is executed.
The interface specification code (serial/parallel specification, chip address selection function provided/
unprovided) is read from the D2(CAE) and D1(P, /S) pins.
A chip, whose CA1 and CA0 values are 0, becomes selected state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD7229A | 1/8, 1/16 DUTY LCD CONTROLLER/DRIVER |
| UPD16434G-001-12 | 1/8, 1/16 DUTY LCD CONTROLLER/DRIVER |
| UPD16434GF-001-3B9 | 1/8, 1/16 DUTY LCD CONTROLLER/DRIVER |
| UPD16434 | 1/8, 1/16 DUTY LCD CONTROLLER/DRIVER |
| UPD72852 | MOS INTEGRATED CIRCUIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD74HC04C | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD750068GT-396 | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD7507C189 | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD7508CU265 | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD75208 | 制造商:Panasonic Industrial Company 功能描述:IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。