- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384045 > UPD72870FA2 (NEC Corp.) IEEE1394 1-CHIP OHCI HOST CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | UPD72870FA2 |
| 廠商： | NEC Corp. |
| 英文描述： | IEEE1394 1-CHIP OHCI HOST CONTROLLER |
| 中文描述： | IEEE1394連接1 - OHCI主機(jī)控制器芯片 |
| 文件頁數(shù)： | 25/48頁 |
| 文件大?。?/td> | 311K |
| 代理商： | UPD72870FA2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Preliminary Data Sheet S13925EJ2V0DS00
25
μ
PD72870,72871
3.1.4 Offset_06 Status Register
This register tracks the status information of PCI-bus related events which are relevant to the
μ
PD72870, 72871.
“Read” and “Write” are handled somewhat differently.
Bits
R/W
Description
3-0
R
Reserved
Constant value of 0000.
4
R
New capabilities
Constant value of 1. It indicates the existence of the Capabilities List.
6,5
R
Reserved
Constant value of 00.
7
R
Fast back-to-back capable
Constant value of 1. It indicates that the
μ
PD72870, 72871, as a
target, cannot accept fast back-to-back transactions when the transactions are not to the same
agent.
8
R/W
Signaled parity error
Default value of 0. It indicates the occurrence of any “Data Parity”.
0: No parity detected (default)
1: Parity detected
10,9
R
DEVSEL timing
Constant value of 01. These bits define the decode timing for DEVSEL.
0: Fast (1 cycles)
1: Medium (2 cycles)
2: Slow (3 cycles)
3: undefined
11
R/W
Signaled target abort
Default value of 0. This bit is set by a target device whenever it
terminates a transaction with “Target Abort”.
0: The
μ
PD72870, 72871 did not terminate a transaction with Target Abort
1: The
μ
PD72870, 72871 has terminated a transaction with Target Abort
12
R/W
Received target abort
Default value of 0. This bit is set by a master device whenever its
transaction is terminated with a “Target Abort”.
0: The
μ
PD72870, 72871 has not received a Target Abort
1: The
μ
PD72870, 72871 has received a Target Abort from a bus-master
13
R/W
Received master abort
Default value of 0. This bit is set by a master device whenever its
transaction is terminated with “Master Abort”. The
μ
PD72870, 72871 asserts “Master Abort”
when a transaction response exceeds the time allocated in the latency timer field.
0: Transaction was not terminated with a Master Abort
1: Transaction has been terminated with a Master Abort
14
R/W
Signaled system error
Default value of 0. It indicates that the assertion of SERR by the
μ
PD72870, 72871.
0: System error was not signaled
1: System error was signaled
15
R/W
Received parity error
Default value of 0. It indicates the occurrence of any PERR.
0: No parity error was detected
1: Parity error was detected
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD72871F1 | IEEE1394 1-CHIP OHCI HOST CONTROLLER |
| UPD72871FA2 | IEEE1394 1-CHIP OHCI HOST CONTROLLER |
| UPD72873 | MOS INTEGRATED CIRCUIT |
| UPD72873GC-YEB | MOS INTEGRATED CIRCUIT |
| UPD72874 | IEEE1394 OHCI 1.1 COMPLIANT 3PORT PHY-LINK 1-CHIP HOST CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD74HC04C | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD750068GT-396 | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD7507C189 | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD7508CU265 | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD75208 | 制造商:Panasonic Industrial Company 功能描述:IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。