
μ
PD75312(A), 75316(A)
34
8. RESET FUNCTION
When the RESET signal is input, the
μ
PD75316(A) is reset and each hardware is initialized as indicated in
Table 8-1. Fig. 8-1 shows the reset operation timing.
RESET input
Wait
(31.3ms/4.19MHz)
Operation mode
or standby mode
HALT mode
Operation mode
Internal reset operation
Fig. 8-1 Reset Operation by RESET Input
Hardware
RESET Input in Standby Mode
RESET Input during Operation
Program Counter (PC)
The contents of the lower 6 bits
of address 0000H of the program
memory are set to PC13-8, and
the contents of address 0001H
are set to PC7-0.
The contents of the lower 6 bits
of address 0000H of the program
memory are set to PC13-8, and
the contents of address 0001H
are set to PC7-0.
PSW
Carry Flag (CY)
Retained
Undefined
Skip Flag (SK0-2)
0
0
Interrupt Status Flag (IST0)
0
0
Bank Enable Flag (MBE)
The contents of bit 7 of address
0000H of the program memory
are set to MBE.
The contents of bit 7 of address
0000H of the program memory
are set to MBE.
Stack Pointer (SP)
Undefined
Undefined
Data Memory (RAM)
General-Purpose Register
(X, A, H, L, D, E, B, C)
Retained *
Retained
Undefined
Undefined
Bank Selection Register (MBS)
0
0
Basic Interval
Timer
Counter (BT)
Undefined
Undefined
Timer/Event
Counter
Counter (T0)
0
0
Module Register
(TMOD0)
Mode Register (TM0)
FFH
FFH
0
0
TOE0, TOUT F/F
0, 0
0, 0
Mode Register (BTM)
0
0
Mode Register (WM)
0
Watch Timer
0
*
: Data of address 0F8H to 0FDH of the data memory becomes undefined when a RESET signal is input.
Table 8-1 Status of Each Hardware after Reset (1/2)