參數(shù)資料
型號: UPD75512
廠商: NEC Corp.
英文描述: 4-BIT SINGLE-CHIP MICROCOMPUTER
中文描述: 4位單片機(jī)
文件頁數(shù): 51/64頁
文件大?。?/td> 494K
代理商: UPD75512
μ
PD75512(A)
51
(c)
SBI Mode (SCK: internal clock output (master))
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
SCK Cycle Time
t
KCY3
V
DD
= 4.5 to 6.0 V
1600
3800
t
KCY3
/2-50
ns
ns
ns
SCK High-, Low-Level
Widths
t
KL3
t
KH3
V
DD
= 4.5 to 6.0 V
t
KCY3
/2-150
ns
SB0, 1 Set-Up Time
(vs. SCK
)
SB0, 1 Hold Time
(vs. SCK
)
SCK
↓→
SB0, 1 Output
Delay Time
t
SIK3
150
ns
t
KSI3
t
KCY3
/2
ns
t
KSO3
V
DD
= 4.5 to 6.0 V
0
0
250
1000
ns
ns
ns
SCK
↑→
SB0, 1
SB0,1
↓→
SCK
SB0, 1 Low-Level Width
SB0, 1 High-Level Width
t
KSB
t
KCY3
t
SBK
t
SBL
t
SBH
t
KCY3
t
KCY3
t
KCY3
ns
ns
ns
(d)
SBI Mode (SCK: external clock input (slave))
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
SCK Cycle Time
t
KCY4
V
DD
= 4.5 to 6.0 V
800
3200
400
1600
ns
ns
ns
ns
SCK High-, Low-Level
Widths
t
KL4
t
KH4
V
DD
= 4.5 to 6.0 V
SB0, 1 Set-Up Time
(vs. SCK
)
SB0, 1 Hold Time
(vs. SCK
)
SCK
↓→
SB0, 1 Output
Delay Time
t
SIK4
100
ns
t
KSI4
t
KCY4
/2
ns
t
KSO4
R
L
= 1 k
,
C
L
= 100 pF*
V
DD
= 4.5 to 6.0 V
0
0
300
1000
ns
ns
SCK
↑→
SB0, 1
SB0,1
↓→
SCK
SB0, 1 Low-Level Width
t
KSB
t
SBK
t
SBL
t
KCY4
t
KCY4
t
KCY4
ns
ns
ns
SB0, 1 High-Level Width
t
SBH
t
KCY4
ns
*: R
L
and C
L
are load resistance and load capacitance of the SO output line.
相關(guān)PDF資料
PDF描述
UPD75512A 4-BIT SINGLE-CHIP MICROCOMPUTER
UPD75512GF 4-BIT SINGLE-CHIP MICROCOMPUTER
UPD75512GFA 4-BIT SINGLE-CHIP MICROCOMPUTER
UPD75517 4 BIT SINGLE-CHIP MICROCOMPUTER
UPD75517A 4 BIT SINGLE-CHIP MICROCOMPUTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD7554AG-597-E2 制造商:Renesas Electronics Corporation 功能描述:
UPD7554AG-597-E2-A 制造商:Renesas Electronics Corporation 功能描述:
UPD7554AG-603-E2 制造商:Renesas Electronics Corporation 功能描述:
UPD7554AG-603-E2-A 制造商:Renesas Electronics Corporation 功能描述:
UPD7554AG-611-E2 制造商:Renesas Electronics Corporation 功能描述: