![](http://datasheet.mmic.net.cn/Renesas-Electronics-America/UPD78F1188AGJ-GAE-AX_datasheet_99859/UPD78F1188AGJ-GAE-AX_412.png)
CHAPTER 13 SERIAL ARRAY UNIT
User’s Manual U18417EJ4V0UD
410
13.1.3 Simplified I
2C (IIC10, IIC11, IIC20, IIC21)
This is a clocked communication function to communicate with two or more devices by using two lines: serial clock
(SCL) and serial data (SDA). This simplified I
2C is designed for single communication with a device such as EEPROM,
flash memory, or A/D converter, and therefore, it functions only as a master and does not have a function to detect
wait states.
Make sure by using software, as well as operating the control registers, that the AC specifications of the start and
stop conditions are observed.
[Data transmission/reception]
Master transmission, master reception (only master function with a single master)
ACK output functionNote and ACK detection function
Data length of 8 bits (When an address is transmitted, the address is specified by the higher 7 bits, and the
least significant bit is used for R/W control.)
Manual generation of start condition and stop condition
[Interrupt function]
Transfer end interrupt
[Error detection flag]
Parity error (ACK error)
* [Functions not supported by simplified I
2C]
Slave transmission, slave reception
Arbitration loss detection function
Wait detection functions
Note An ACK is not output when the last data is being received by writing 0 to the SOEmn (SOEm register)
bit and stopping the output of serial communication data. See 13.7.3 (2) Processing flow for details.
Remarks 1. To use the full-function I
2C bus, see CHAPTER 14 SERIAL INTERFACE IIC0.
2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)