- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359323 > V53C316405AK50 (Mosel Vitelic, Corp.) DRAM|EDO|4MX4|CMOS|SOJ|26PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號(hào)： | V53C316405AK50 |
| 廠商： | Mosel Vitelic, Corp. |
| 英文描述： | DRAM|EDO|4MX4|CMOS|SOJ|26PIN|PLASTIC |
| 中文描述： | 內(nèi)存| EDO公司| 4MX4 |的CMOS | SOJ | 26PIN |塑料 |
| 文件頁(yè)數(shù)： | 5/24頁(yè) |
| 文件大?。?/td> | 171K |
| 代理商： | V53C316405AK50 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
5
MOSEL V ITELIC
AC Characteristics
T
A
= 0 to 70 C,V
V53C316405A
V53C316405A Rev. 1.2 March 1998
(5,6)
CC
= 3.3 V
±
0.3V, t
T
= 2 ns
#
Symbol
Parameter
-50
-60
Unit
Note
min.
max.
min.
max.
Common Parameters
1
t
RC
Random read or write cycle time
84
–
104
–
ns
2
t
RP
RAS precharge time
30
–
40
–
ns
3
t
RAS
RAS pulse width
50
10k
60
10k
ns
4
t
CAS
CAS pulse width
8
10k
10
10k
ns
5
t
ASR
Row address setup time
0
–
0
–
ns
6
t
RAH
Row address hold time
8
–
10
–
ns
7
t
ASC
Column address setup time
0
–
0
–
ns
8
t
CAH
Column address hold time
8
–
10
–
ns
9
t
RCD
RAS to CAS delay time
12
37
14
45
ns
10
t
RAD
RAS to column address delay
10
25
12
30
ns
11
t
RSH
RAS hold time
13
15
–
ns
12
t
CSH
CAS hold time
40
50
–
ns
13
t
CRP
CAS to RAS precharge time
5
–
5
–
ns
14
t
T
Transition time (rise and fall)
1
50
1
50
ns
7
15
t
REF
Refresh period
–
64
–
64
ms
Read Cycle
16
t
RAC
Access time from RAS
–
50
–
60
ns
8, 9
17
t
CAC
Access time from CAS
–
13
–
15
ns
8, 9
18
t
CAA
Access time from column address
–
25
–
30
ns
8,10
19
t
OEA
OE access time
–
13
–
15
ns
20
t
RAL
Column address to RAS lead time
25
–
30
–
ns
21
t
RCS
Read command setup time
0
–
0
–
ns
22
t
RCH
Read command hold time
0
–
0
–
ns
11
23
t
RRH
Read command hold time referenced to RAS
0
–
0
–
ns
11
24
t
CLZ
CAS to output in low-Z
0
–
0
–
ns
8
25
t
OFF
Output buffer turn-off delay
0
13
0
15
ns
12
26
t
OEZ
Output turn-off delay from OE
0
13
0
15
ns
12
27
t
DZC
Data to CAS low delay
0
–
0
–
ns
13
28
t
DZO
Data to OE low delay
0
–
0
–
ns
13
29
t
CDD
CAS high to data delay
10
–
13
–
ns
14
30
t
ODD
OE high to data delay
10
–
13
–
ns
14
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V53C316405AK60 | DRAM|EDO|4MX4|CMOS|SOJ|26PIN|PLASTIC |
| V53C316405AT50 | DRAM|EDO|4MX4|CMOS|TSOP|26PIN|PLASTIC |
| V53C316405AT60 | DRAM|EDO|4MX4|CMOS|TSOP|26PIN|PLASTIC |
| V53C316405A | 3.3 VOLT 4M x 4 EDO PAGE MODE CMOS DYNAMIC RAM |
| V53C316405A50 | G Force Switch; Contact Current Max:10uA; Contact Resistance Max:50ohm; Circuitry:SPST-NO; Supply Voltage:3.2VDC RoHS Compliant: Yes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V53C464AP70 | 制造商:VITELIC 功能描述: |
| V53C466P10L | 制造商:VARO 功能描述:Dynamic RAM, Static Column, 64K x 4, 18 Pin, Plastic, DIP 制造商:VITELIC 功能描述:Dynamic RAM, Static Column, 64K x 4, 18 Pin, Plastic, DIP |
| V53C511816500K60 | 制造商:MOSEL 功能描述:* 制造商:Mosel Vitelic Corporation 功能描述:1M X 16 EDO DRAM, 60 ns, PDSO42 |
| V53C664K80L | 制造商:Mosel Vitelic Corporation 功能描述:64K X 16 FAST PAGE DRAM, 80 ns, PDSO40 |
| V53C8256HP45 | 制造商:Mosel Vitelic Corporation 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。