- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359323 > V53C316405AK50 (Mosel Vitelic, Corp.) DRAM|EDO|4MX4|CMOS|SOJ|26PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | V53C316405AK50 |
| 廠商： | Mosel Vitelic, Corp. |
| 英文描述： | DRAM|EDO|4MX4|CMOS|SOJ|26PIN|PLASTIC |
| 中文描述： | 內(nèi)存| EDO公司| 4MX4 |的CMOS | SOJ | 26PIN |塑料 |
| 文件頁數(shù)： | 8/24頁 |
| 文件大?。?/td> | 171K |
| 代理商： | V53C316405AK50 |
8
V53C316405A Rev. 1.2 March 1998
MOSEL V ITELIC
V53C316405A
Notes:
1)
All voltages are referenced to V
SS
.
2)
I
CC1
, I
CC3
, I
CC4
and I
CC5
depend on cycle rate.
3)
I
CC1
and I
CC4
depend on output loading. Specified values are obtained with the output open.
4)
Address can be changed once or less while RAS = V
IL
. In case of ICC4 it can be changed once or less during a
EDO page mode cycle
5)
An initial pause of 200
μ
s is required after power-up followed by 8 RAS cycles of which at least one cycle has to be
a refresh cycle, before proper device operation is achieved. In case of using the internal refresh counter, a minimum
of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
6)
AC measurements assume t
T
= 2 ns.
7)
V
IH (min.)
and V
IL (max.)
are reference levels for measuring timing of input signals. Transition times are also measured
between V
IH
and V
IL
.
8)
Measured with the specified current load and 100 pF at V
OL
= 0.8 V and V
OH
= 2.0 V. Access time is determined by
the latter of t
RAC
, t
CAC
, t
CAA
,t
CPA
, t
OEA
. t
CAC
is measured from tristate.
9)
Operation within the t
RCD (max.)
limit ensures that t
RAC (max.)
can be met. t
RCD (max.)
is specified as a reference point
only. If t
RCD
is greater than the specified t
RCD (max.)
limit, then access time is controlled by t
CAC
.
10)
Operation within the t
RAD (max.)
limit ensures that t
RAC (max.)
can be met. t
RAD (max.)
is specified as a reference point
only. If t
RAD
is greater than the specified t
RAD (max.)
limit, then access time is controlled by t
CAA
.
11)
Either t
RCH
or t
RRH
must be satisfied for a read cycle.
12)
t
OFF (max.)
, t
OEZ (max.)
define the time at which the output achieves the open-circuit conditions and are not referenced
to output voltage levels. t
OFF
is referenced from the rising edge of RAS or CAS, whichever occurs last.
13)
Either t
DZC
or t
DZO
must be satisfied.
14)
Either t
CDD
or t
ODD
must be satisfied.
15)
t
WCS
, t
RWD
, t
CWD
and t
AWD
are not restrictive operating parameters. They are included in the data sheet as electrical
characteristics only. If t
WCS
> t
WCS (min.)
, the cycle is an early write cycle and data out pin will remain open-circuit
(high impedance) through the entire cycle; if t
RWD
> t
RWD (min.)
, t
CWD
> t
CWD (min.)
and t
AWD
> t
AWD (min.)
, the cycle
is a read-write cycle and I/O will contain data read from the selected cells. If neither of the above sets of conditions
is satisfied, the condition of I/O (at access time) is indeterminate.
16)
These parameters are referenced to the CAS leading edge in early write cycles and to the WE leading edge in read-
write cycles.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V53C316405AK60 | DRAM|EDO|4MX4|CMOS|SOJ|26PIN|PLASTIC |
| V53C316405AT50 | DRAM|EDO|4MX4|CMOS|TSOP|26PIN|PLASTIC |
| V53C316405AT60 | DRAM|EDO|4MX4|CMOS|TSOP|26PIN|PLASTIC |
| V53C316405A | 3.3 VOLT 4M x 4 EDO PAGE MODE CMOS DYNAMIC RAM |
| V53C316405A50 | G Force Switch; Contact Current Max:10uA; Contact Resistance Max:50ohm; Circuitry:SPST-NO; Supply Voltage:3.2VDC RoHS Compliant: Yes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V53C464AP70 | 制造商:VITELIC 功能描述: |
| V53C466P10L | 制造商:VARO 功能描述:Dynamic RAM, Static Column, 64K x 4, 18 Pin, Plastic, DIP 制造商:VITELIC 功能描述:Dynamic RAM, Static Column, 64K x 4, 18 Pin, Plastic, DIP |
| V53C511816500K60 | 制造商:MOSEL 功能描述:* 制造商:Mosel Vitelic Corporation 功能描述:1M X 16 EDO DRAM, 60 ns, PDSO42 |
| V53C664K80L | 制造商:Mosel Vitelic Corporation 功能描述:64K X 16 FAST PAGE DRAM, 80 ns, PDSO40 |
| V53C8256HP45 | 制造商:Mosel Vitelic Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。