參數(shù)資料
型號: V61C31161024-12T
廠商: Mosel Vitelic, Corp.
英文描述: 64K x 16 HIGH SPEED STATIC RAM
中文描述: 64K的× 16高速靜態(tài)RAM
文件頁數(shù): 7/10頁
文件大?。?/td> 83K
代理商: V61C31161024-12T
MOSEL V ITELIC
V61C31161024
7
V61C31161024 Rev. 0.5 August 1999
Switching Waveforms (Write Cycle)
Write Cycle 1 (WE Controlled)
(4)
Write Cycle 2 (CE Controlled)
(4)
NOTES:
1.
The internal write time of the memory is defined by the overlap of CE active and WE low. All signals must be active to initiate and
any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second
transition edge of the signal that terminates the write.
t
AH
is measured from the earlier of CE or WE going high.
During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
OE = V
IL
or V
IH
. However it is recommended to keep OE at V
IH
during write cycle to avoid bus contention.
If CE is LOW during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must
not be applied to them.
t
CW
is measured from CE going low to the end of write.
2.
3.
4.
5.
6.
ADDRESS
OUTPUT
INPUT
CE
WE
6131161024-09
t
WC
t
CW(6)
t
DW
t
DH
t
AW
t
AH(2)
t
WHZ(3)
t
WP(1)
t
AS
UBE, LBE
t
BW
ADDRESS
OUTPUT
INPUT
CE
WE
UBE, LBE
6131161024-10
t
WC
t
DW
t
DH
t
AW
t
AH(2)
Hi-Z
t
AS
(5)
t
CW(6)
t
BW
相關(guān)PDF資料
PDF描述
V61C3181024 128K X 8 HIGH SPEED STATIC RAM
V61C51161024 64K x 16 HIGH SPEED STATIC RAM
V61C5181024 128K X 8 HIGH SPEED STATIC RAM
V61C518256-10R 32K X 8 HIGH SPEED STATIC RAM
V61C518256 32K X 8 HIGH SPEED STATIC RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
V61C3181024 制造商:MOSEL 制造商全稱:MOSEL 功能描述:128K X 8 HIGH SPEED STATIC RAM
V61C32C120LI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Dual-Port SRAM
V61C32C120LX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Dual-Port SRAM
V61C32C120SI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Dual-Port SRAM
V61C32C120SX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Dual-Port SRAM