- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359411 > VP7615 (Zarlink Semiconductor Inc.) Colour Digital Video Camera Decoder IC PDF資料下載
參數(shù)資料
| 型號： | VP7615 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | Colour Digital Video Camera Decoder IC |
| 中文描述： | 彩色數(shù)碼攝像機(jī)解碼器IC |
| 文件頁數(shù)： | 7/26頁 |
| 文件大?。?/td> | 302K |
| 代理商： | VP7615 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
6
VP7615
12
Out
VSYNC
Vertical Sync - This signal goes active for 3 horizontal lines to mark the beginning of
each field. In Odd fields, it starts and ends when HSYNC and HACT are low. In Even
fields, it starts and ends when HSYNC and HACT are active. This signal’s polarity is
programmable, but defaults to active low on reset.
13
Out
HSYNC
Horizontal Sync - This signal goes active and returns inactive in the horizontal blanking
interval to mark the beginning of each line. This signal’s polarity is programmable, but
defaults to active low on reset.
28
Out
HACT
Horizontal Active - This signal is active when there is valid video data on the luminance
and chrominance busses. Data is valid only when this signal and VACT are active.
HACT can be programmed to only go active on active lines (HACT = HACT AND
VACT), but defaults at reset to active on all lines. This signal’s polarity is also program-
mable, but defaults to active high on reset.
29
Out
VACT
Vertical Active - This signal is active when there is valid video data on the luminance
and chrominance busses. Data is valid only when this signal and HACT are active.
VACT can be programmed to only go active on active lines during active pixels (VACT =
HACT AND VACT), but defaults at reset to active for entire lines only. This signal’s
polarity is also programmable, but defaults to active high on reset.
30
Out
FIELD
Field Flag - This signal indicates the field. When it is low, the field is odd. When it is
high, the field is even.
31
Out
BFLAG
Blue Flag - This signal indicates when Blue chrominance data is on the chrominance
bus.
35
In
CCSEL
CCIR 656 Select - When this input is high, the YY[7..0] bus carries multiplexed lumi-
nance and chrominance data in conformance with CCIR 656. When this signal is low,
the YY[7..0] bus carries only luminance data.
36
In
RCLK
Register Clock - This input clocks the control circuitry in the chip and must be running in
order to access the registers via the I
2
C bus. The frequency on this input should be
between 10 and 33 MHz.
38
In
INVI
Inverter In - This CMOS Schmidt trigger input controls the INVO output. This inverter
can be used to form an RC oscillator to drive the input RCLK. It is typically connected
through a resistor to INVO and through a capacitor to GND. This oscillator has a period
roughly equal to the time constant R*C.
37
Out
INVO
Inverter Out - This signal outputs the opposite level from that applied to INVI. If this
inverter is used to form an RC oscillator, this pin would be connected to RCLK.
42
In
OSXI
Oscillator Crystal Input - The crystal oscillator is another way to produce a clock for the
input RCLK. A crystal is connected between this input and OSXO.
41
Out
OSXO
Oscillator Crystal Output - A crystal is connected between this output and OSXI.
39
Out
OSCO
Oscillator Output - If the crystal oscillator is used to produce the register clock, this
CMOS output drives the RCLK input.
45
In
IAD3
I
2
C Address Select Bit 3 - The IAD[3..1] inputs select the I
2
C address that the chip will
respond to. The address is 0x60 + 8 * IAD3 + 4 * IAD2 + 2 * IAD1.
43
In
IAD2
I
2
C Address Select Bit 2
40
In
IAD1
I
2
C Address Select Bit 1
48
In
SDAI
Serial Data In - This input is connected to the I
2
C Data line. It may be connected
through a filter to reduce noise susceptibility.
47
Out
SDAO
Serial Data Out - This open-drain output connects directly to the I
2
C Data line.
46
Out
SDMN
Serial Data Monitor - This output is low when the SDAO output is driving low. This
output is high when the SDAO output is high impedance.
49
In
SCLI
Serial Clock In - This input is connected to the I
2
C Clock line. It may be connected
through a filter to reduce noise susceptibility.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VP87A8BCGDPAS | TV/Video Signal Processor |
| VP87A8BCGMPES | TV/Video Signal Processor |
| VP87A9ACGDPAS | TV/Video Signal Processor |
| VP87A9ACGMPES | TV/Video Signal Processor |
| VPA05 | Single Video Amplifier |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VP7615CGFP1N | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Colour Digital Video Camera Decoder IC |
| VP-7710V-36001 | 制造商:Via Technologies, Inc 功能描述:- Bulk |
| VP-7710V-36121 | 制造商:VIA Technologies Inc 功能描述:- Bulk |
| VP773-10001 | 功能描述:高速/模塊連接器 Viper 3U Daughter Card Kit Variant A RoHS:否 制造商:Molex 系列:iPass 產(chǎn)品類型: 排數(shù): 列數(shù): 位置/觸點(diǎn)數(shù)量:38 安裝角:Right 節(jié)距:0.8 mm 安裝風(fēng)格:Plug 端接類型:SMD/SMT 外殼材料:Thermoplastic 觸點(diǎn)材料:High Performance Alloy (HPA) 觸點(diǎn)電鍍:Gold |
| VP776-10001 | 功能描述:高速/模塊連接器 Viper 6U Daughter Card Kit Variant C RoHS:否 制造商:Molex 系列:iPass 產(chǎn)品類型: 排數(shù): 列數(shù): 位置/觸點(diǎn)數(shù)量:38 安裝角:Right 節(jié)距:0.8 mm 安裝風(fēng)格:Plug 端接類型:SMD/SMT 外殼材料:Thermoplastic 觸點(diǎn)材料:High Performance Alloy (HPA) 觸點(diǎn)電鍍:Gold |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。