- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄245701 > W19B322MTB9G (WINBOND ELECTRONICS CORP) 2M X 16 FLASH 3V PROM, 90 ns, PBGA48 PDF資料下載
參數(shù)資料
| 型號(hào)： | W19B322MTB9G |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | PROM |
| 英文描述： | 2M X 16 FLASH 3V PROM, 90 ns, PBGA48 |
| 封裝： | TFBGA-48 |
| 文件頁數(shù)： | 7/52頁 |
| 文件大?。?/td> | 1955K |
| 代理商： | W19B322MTB9G |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
W19B32XMT/B
Publication Release Date: March 23, 2004
- 15 -
Revision A2
erase operation is complete or in progress. The device also offers a hardware-based output signal,
RY/#BY, to determine whether an Embedded Program or Erase operation is in progress or has been
completed.
6.3.1 DQ7: #Data Polling
The #Data Polling bit, DQ7, indicates whether an Embedded Program or Erase algorithm is in
progress or completed, or whether or not a bank is in Erase Suspend. Data Polling is valid after the
rising edge of the final #WE pulse in the command sequence.
During the Embedded Program algorithm, the device outputs on DQ7 and the complement of the data
programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend. Once the
Embedded Program algorithm has completed, the device outputs the data programmed to DQ7. The
system must provide the program address to read valid status information on DQ7. If a program
address falls within a protected sector, #Data Polling on DQ7 is active for about 1
S, and then that
bank returns to the read mode.
During the Embedded Erase algorithm, #Data Polling produces “0” on DQ7. Once the Embedded
Erase algorithm has completed, or when the bank enters the Erase Suspend mode, #Data Polling
produces “1” on DQ7. An address within any of the sectors selected for erasure must be provided to
read valid status information on DQ7.
After an erase command sequence is written, if all sectors selected for erasing are protected, #Data
Polling on DQ7 is active for about 100
S, and then the bank returns to the read mode. If not all
selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and
ignores the selected sectors that are protected. However, if the system reads DQ7 at an address
within a protected sector, the status may not be valid.
Just before the completion of an Embedded Program or Erase operation, DQ7 may change
asynchronously with DQ0-DQ6 while Output Enable (#OE) is set to low. That is, the device may
change from providing status information to valid data on DQ7. Depending on when it samples the
DQ7 output, the system may read the status or valid data. Even if the device has completed the
program or erase operation and DQ7 has valid data, the data outputs on DQ0-DQ6 may be still
invalid. Valid data on DQ0-DQ7 will appear on successive read cycles.
6.3.2 RY/#BY: Ready/#Busy
The
RY/#BY is a dedicated, open-drain output pin which indicates whether an Embedded Algorithm is in
progress or complete. The
RY/#BY status is valid after the rising edge of the final #WE pulse in the
command sequence. Since
RY/#BY is an open-drain output, several RY/#BY pins can be tied together in
parallel with a pull-up resistor to VDD.
When the output is low (Busy), the device is actively erasing or programming. (This includes programming
in the Erase Suspend mode.) When the output is high (Ready), the device is in the read mode, the standby
mode, or one of the banks is in the erase-suspend-read mode.
6.3.3 DQ6: Toggle Bit I
Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or
complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any
address, and is valid after the rising edge of the final
#WE pulse in the command sequence (before the
program or erase operation), and during the sector erase time-out.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WV3EG265M72EFSU335D4ING | 128M X 72 DDR DRAM MODULE, 0.7 ns, ZMA200 |
| W3DG7216V10D2 | 8M X 72 SYNCHRONOUS DRAM MODULE, DMA168 |
| W7NCF01GH10CSAAEM1G | FLASH 3.3V PROM MODULE, XMA50 |
| W7NCF01GH10IS4FM1G | FLASH 3.3V PROM MODULE, XMA50 |
| W7NCF01GH10IS9FM1G | FLASH 3.3V PROM MODULE, XMA50 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W19L-E02050 | 制造商:Cooper Crouse-Hinds 功能描述: |
| W19L-E03040 | 制造商:Cooper Crouse-Hinds 功能描述: |
| W19L-E04040 | 制造商:Cooper Crouse-Hinds 功能描述: |
| W19U_5LGA WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| W1A | 功能描述:ENCLOSURE 7.25X4.5 GREY RoHS:是 類別:盒，外殼，支架 >> 箱 系列:工具 產(chǎn)品目錄繪圖:SR Series Standard 特色產(chǎn)品:Customize Your Enclosure 標(biāo)準(zhǔn)包裝:1 系列:S 容器 - 類型:盒 尺寸/尺寸:3.600" L x 2.250" W（91.44mm x 57.15mm） 高度:1.500"（38.10mm） 面積 (L x W):8.10"（52.3cm） 設(shè)計(jì):手持，分叉式雙側(cè) 材質(zhì):塑料 - ABS 顏色:杏黃 厚度:0.100"（2.54mm） 特點(diǎn):PCB 支座 額定值:IP40，NEMA 1 材料可燃性額定值:UL94 HB 裝運(yùn)信息:從 Digi-Key 運(yùn)送 重量:0.137 磅（62.14g） 相關(guān)產(chǎn)品:SR6005-ND - SCREW NO.4X 3/8 H/L PANSRPS-11-ND - GASKET 3.63 X 2.27 INCHSR52-ND - BOX RUBBER FEET FOR "A" SERIESSR410-ND - PC BOARD COPPER CLADSR310-ND - PC BOARD .1" STD HORIZ GRIDSR50-ND - RUBBER FEET (1XX,2XX) 其它名稱:111-I ALMOND111-IA111-IALMONDSR111-IA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。