- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄203626 > W3EG264M72EFSU265D4SG (WHITE ELECTRONIC DESIGNS CORP) 128M X 72 DDR DRAM MODULE, 0.75 ns, DMA200 PDF資料下載
參數(shù)資料
| 型號： | W3EG264M72EFSU265D4SG |
| 廠商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類： | DRAM |
| 英文描述： | 128M X 72 DDR DRAM MODULE, 0.75 ns, DMA200 |
| 封裝： | ROHS COMPLIANT, SO-DIMM-200 |
| 文件頁數(shù)： | 9/12頁 |
| 文件大?。?/td> | 210K |
| 代理商： | W3EG264M72EFSU265D4SG |
W3EG264M72EFSUxxxD4
6
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
September 2004
Rev. 0
ADVANCED
DDR SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC
OPERATING CONDITIONS
0°C ≤ TA ≤ +70°C; VCC = VCCQ = +2.5V ±0.2V
AC CHARACTERISTICS
403
335
262
265
UNITS NOTES
PARAMETER
SYMBOL MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
Access window of DQs from CK/CK#
tAC
-0.65
+0.65
-0.70
+0.70
-0.75
+0.75
-0.75
0.75
ns
CK high-level width
tCH
0.45
0.55
0.45
0.55
0.45
0.55
0.45
0.55
tCK
26
CK low-level width
tCL
0.45
0.55
0.45
0.55
0.45
0.55
0.45
0.55
tCK
26
Clock cycle time
CL = 3
tCK (3)
5
10
ns
39, 44
CL = 2.5 tCK (2.5)
6
13
7.5
13
7.5
13
ns
39, 44
CL = 2
tCK (2)
7.5
13
7.5
13
7.5/10
13
ns
39, 44
DQ and DM input hold time relative to DQS
tDH
0.40
0.45
0.5
ns
23, 27
DQ and DM input setup time relative to DQS
tDS
0.40
0.45
0.5
ns
23, 27
DQ and DM input pulse width (for each input)
tDIPW
1.75
ns
27
Access window of DQS from CK/CK#
tDQSCK
-0.55
+0.55
-0.60
+0.60
-0.75
+0.75
-0.75
+0.75
ns
DQS input high pulse width
tDQSH
0.35
tCK
DQS input low pulse width
tDQSL
0.35
tCK
DQS-DQ skew, DQS to last DQ valid, per group, per
access
tDQSQ
0.4
0.5
ns
22, 23
Write command to rst DQS latching transition
tDQSS
0.72
1.25
0.75
1.25
0.75
1.25
0.75
1.25
tCK
DQS falling edge to CK rising - setup time
tDSS
0.20
0.2
tCK
DQS falling edge from CK rising - hold time
tDSH
0.20
0.2
tCK
Half clock period
tHP
tCH,tCL
tCH, tCL
ns
30
Data-out high-impedance window from CK/CK#
tHZ
+0.65
+0.70
+0.75
ns
16, 36
Data-out low-impedance window from CK/CK#
tLZ
-0.65
+0.65
-0.70
-0.75
ns
16, 36
Address and control input hold time (fast slew rate)
tIHF
0.60
0.75
0.90
ns
12
Address and control input setup time (fast slew rate)
tISF
0.60
0.75
0.90
ns
12
Address and control input hold time (slow slew rate)
tIHS
0.8
1
ns
12
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W3EG64128S335AD4 | 128M X 64 DDR DRAM MODULE, DMA200 |
| W3EG64128S335AD4 | 128M X 64 DDR DRAM MODULE, DMA200 |
| W3EG64128S202BD4 | 128M X 64 DDR DRAM MODULE, DMA200 |
| W3EG64128S265AD4 | 128M X 64 DDR DRAM MODULE, DMA200 |
| W3EG6462S335D3 | 64M X 64 DDR DRAM MODULE, 0.7 ns, DMA184 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W3EG264M72EFSU335D4 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR SDRAM, UNBUFFERED, FBGA |
| W3EG264M72EFSU403D4 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR SDRAM, UNBUFFERED, FBGA |
| W3EG264M72EFSUXXXD4 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR SDRAM, UNBUFFERED, FBGA |
| W3EG64128S202AD4 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx64 DDR SDRAM UNBUFFERED w/PLL |
| W3EG64128S202BD4 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx64 DDR SDRAM UNBUFFERED w/PLL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。