參數(shù)資料
型號(hào)： W3H64M72E-400SBM
廠商： WHITE ELECTRONIC DESIGNS CORP
元件分類： DRAM
英文描述： 64M X 72 DDR DRAM, 0.6 ns, PBGA208
封裝： 16 X 22 MM, 1 MM PITCH, PLASTIC, BGA-208
文件頁(yè)數(shù)： 3/32頁(yè)
文件大?。?/td> 944K
代理商： W3H64M72E-400SBM
W3H64M72E-XSBX
W3H64M72E-XSBXF
11
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
December 2009
2010 White Electronic Designs Corp. All rights reserved
Rev. 9
White Electronic Designs Corp. reserves the right to change products or specications without notice.
CAS LATENCY (CL)
The CAS latency (CL) is dened by bits M4–M6, as shown
in Figure 5. CL is the delay, in clock cycles, between the
registration of a READ command and the availability of
the rst bit of output data. The CL can be set to 3, 4, 5,
or 6 clocks, depending on the speed grade option being
used.
DDR2 SDRAM does not support any half-clock latencies.
Reserved states should not be used as unknown operation
or incompatibility with future versions may result.
DDR2 SDRAM also supports a feature called posted
CAS additive latency (AL). This feature allows the READ
command to be issued prior to tRCD (MIN) by delaying the
internal command to the DDR2 SDRAM by AL clocks.
Examples of CL = 3 and CL = 4 are shown in Figure 6;
both assume AL = 0. If a READ command is registered
at clock edge n, and the CL is m clocks, the data will be
available nominally coincident with clock edge n+m (this
assumes AL = 0).
DOUT
n + 3
DOUT
n + 2
DOUT
n + 1
CK
CK#
COMMAND
DQ
DQS, DQS#
CL = 3 (AL = 0)
READ
Burst length = 4
Posted CAS# additive latency (AL) = 0
Shown with nominal
t AC, tDQSCK, and tDQSQ
T0
T1
T2
DON’T CARE
TRANSITIONING DATA
NOP
DOUT
n
T3
T4
T5
NOP
T6
NOP
DOUT
n + 3
DOUT
n + 2
DOUT
n + 1
CK
CK#
COMMAND
DQ
DQS, DQS#
CL = 4 (AL = 0)
READ
T0
T1
T2
NOP
DOUT
n
T3
T4
T5
NOP
T6
NOP
FIGURE 6 – CAS LATENCY (CL)
相關(guān)PDF資料
PDF描述
WS128K32-70G4QE 512K X 8 MULTI DEVICE SRAM MODULE, 70 ns, CQFP68
WS128K32-85G4ME 512K X 8 MULTI DEVICE SRAM MODULE, 85 ns, CQFP68
WMS128K8L-25FI 128K X 8 STANDARD SRAM, 25 ns, CDFP36
WMS128K8L-55DEI 128K X 8 STANDARD SRAM, 55 ns, CDSO32
WMS128K8L-55DEMA 128K X 8 STANDARD SRAM, 55 ns, CDSO32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W3H64M72E-533ES 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package
W3H64M72E-533ESC 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package
W3H64M72E-533ESI 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package
W3H64M72E-533ESM 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package
W3H64M72E-533SB 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*