- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄68747 > W3H64M72E-533SBI (WHITE ELECTRONIC DESIGNS CORP) 64M X 72 DDR DRAM, 0.5 ns, PBGA208 PDF資料下載
參數(shù)資料
| 型號： | W3H64M72E-533SBI |
| 廠商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類： | DRAM |
| 英文描述： | 64M X 72 DDR DRAM, 0.5 ns, PBGA208 |
| 封裝： | 16 X 22 MM, 1 MM PITCH, PLASTIC, BGA-208 |
| 文件頁數(shù)： | 28/32頁 |
| 文件大小： | 944K |
| 代理商： | W3H64M72E-533SBI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁
W3H64M72E-XSBX
W3H64M72E-XSBXF
5
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
December 2009
2010 White Electronic Designs Corp. All rights reserved
Rev. 9
White Electronic Designs Corp. reserves the right to change products or specications without notice.
TABLE – 1 BALL DESCRIPTIONS
(continued)
A0-A12
Input
Address inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit
(A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10
sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW,
bank selected by BA2–BA0) or all banks (A10 HIGH) The address inputs also provide the op-code during a LOAD
MODE command.
DQ0-71
I/O
Data input/output: Bidirectional data bus
UDQS, UDQS#
I/O
Data strobe for upper byte: Output with read data, input with write data for source synchronous operation. Edge-
aligned with read data, center-aligned with write data. UDQS# is only used when differential data strobe mode is
enabled via the LOAD MODE command.
LDQS, LDQS#
I/O
Data strobe for lower byte: Output with read data, input with write data for source synchronous operation. Edge-
aligned with read data, center-aligned with write data. LDQS# is only used when differential data strobe mode is
enabled via the LOAD MODE command.
VCC
Supply
Power Supply: I/O + Core, VCCQ is common to VCC
VREF
Supply
SSTL_18 reference voltage.
VSS
Supply
Ground
NC
-
No connect: These balls should be left unconnected.
DNU
-
Future use
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W3HG2256M72ACER665D6IMG | 512M X 72 DDR DRAM MODULE, 0.45 ns, DMA240 |
| W3HG2256M72ACER534D6ISG | 512M X 72 DDR DRAM MODULE, 0.5 ns, DMA240 |
| W3HG2256M72ACER665D6ISG | 512M X 72 DDR DRAM MODULE, 0.45 ns, DMA240 |
| W3HG2256M72ACER665D6SG | 512M X 72 DDR DRAM MODULE, 0.45 ns, DMA240 |
| W3HG2256M72ACER806D6SG | 512M X 72 DDR DRAM MODULE, DMA240 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W3H64M72E-533SBM | 制造商:Microsemi Corporation 功能描述:64M X 72 DDR2, 1.8V, 533MHZ, 208PBGA MIL-TEMP. - Bulk |
| W3H64M72E-667ES | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package |
| W3H64M72E-667ESC | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package |
| W3H64M72E-667ESI | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package |
| W3H64M72E-667ESM | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package |
發(fā)布緊急采購，3分鐘左右您將得到回復。