- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄68457 > W3HG128M64EEU665D4ISG (WHITE ELECTRONIC DESIGNS CORP) 128M X 64 DDR DRAM MODULE, 0.45 ns, ZMA200 PDF資料下載
參數(shù)資料
| 型號(hào)： | W3HG128M64EEU665D4ISG |
| 廠商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類： | DRAM |
| 英文描述： | 128M X 64 DDR DRAM MODULE, 0.45 ns, ZMA200 |
| 封裝： | ROHS COMPLIANT, SODIMM-200 |
| 文件頁數(shù)： | 12/14頁 |
| 文件大小： | 221K |
| 代理商： | W3HG128M64EEU665D4ISG |
W3HG128M64EEU-D4
November 2006
Rev. 2
ADVANCED
7
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
DDR2 SDRAM COMPONENT AC TIMING PARAMETERS & SPECIFICATION (continued)
VCC = +1.8V ±0.1V
Data
AC Characteristics
Symbol
806
665
534
403
Units
Notes
Parameter
Min
Max
Min
Max
Min
Max
Min
Max
DQ output access time from CK/CK#
t
AC
-450 +450 -450 +450 -500 +500 -600 +600
ps
43
Data-out high-impedance window from CK/CK#
t
HZ
tAC (MAX)
ps
8, 9, 43
Data-out low-impedance window from CK/CK#
t
LZ1
tAC (MIN) tAC (MAX) tAC (MIN) tAC (MAX) tAC (MIN) tAC (MAX) tAC (MIN) tAC (MAX)
ps
8, 10, 43
Data-out low-impedance window from CK/CK#
t
LZ2
2*tAC
(MIN)
tAC (MAX)
2*tAC
(MIN)
tAC (MAX)
2*tAC
(MIN)
tAC (MAX)
2*tAC
(MIN)
tAC (MAX)
ps
8, 10, 43
DQ and DM input setup time relative to DQS
t
DSa
300
350
400
ps
7, 15,
19
DQ and DM input hold time relative to DQS
t
DHa
300
350
400
ps
7, 15,
19
DQ and DM input setup time relative to DQS
t
DSb
100
150
ps
7, 15,
19
DQ and DM input hold time relative to DQS
t
DHb
175
225
275
ps
7, 15,
19
DQ and DM input pulse width (for each input)
t
DIPW
0.35
tCK
37
Data hold skew factor
t
QHS
340
400
450
ps
47
DQ–DQS hold, DQS to rst DQ to go nonvalid, per
access
t
QH
tHP-tQHS
ps
15, 17, 47
Data valid output window (DVW)
t
DVW
tQH
- tDQSQ
tQH
- tDQSQ
tQH
- tDQSQ
tQH
- tDQSQ
ns
15, 17
Data
Strobe
DQS input high pulse width
t
DQSH
0.35
tCK
37
DQS input low pulse width
t
DQSL
0.35
tCK
37
DQS output access time from CK/CK#
t
DQSCK
-400 +400 -400 +400 -450 +450 -500 +500
ps
40
DQS falling edge to CK rising – setup time
t
DSS
0.2
tCK
37
DQS falling edge from CK rising – hold time
t
DSH
0.2
tCK
37
Note:
AC specication is based on
MICRON components. Other DRAM manufactures specication may be different.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W3HG128M72AEF665F1SAG | DDR DRAM MODULE, DMA240 |
| W3HG128M72AEF534F1GBG | DDR DRAM MODULE, DMA240 |
| W3HG128M72AEF665F1GCG | DDR DRAM MODULE, DMA240 |
| W3HG128M72AEF534F1GCG | DDR DRAM MODULE, DMA240 |
| W3HG128M72AEF534F1GCG | DDR DRAM MODULE, DMA240 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W3HG128M64EEU665D4XXG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 128Mx64 DDR2 SDRAM UNBUFFERED, SO-DIMM |
| W3HG128M64EEU806D4XXG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 128Mx64 DDR2 SDRAM UNBUFFERED, SO-DIMM |
| W3HG128M64EEU-D4 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 128Mx64 DDR2 SDRAM UNBUFFERED, SO-DIMM |
| W3HG128M64EEUXXXD4IMG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 128Mx64 DDR2 SDRAM UNBUFFERED, SO-DIMM |
| W3HG128M64EEUXXXD4ISG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 128Mx64 DDR2 SDRAM UNBUFFERED, SO-DIMM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。