- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄68747 > W3HG64M72EER403AD7SG (MICROSEMI CORP-PMG MICROELECTRONICS) 64M X 72 DDR DRAM MODULE, 0.6 ns, ZMA244 PDF資料下載
參數(shù)資料
| 型號： | W3HG64M72EER403AD7SG |
| 廠商： | MICROSEMI CORP-PMG MICROELECTRONICS |
| 元件分類： | DRAM |
| 英文描述： | 64M X 72 DDR DRAM MODULE, 0.6 ns, ZMA244 |
| 封裝： | ROHS COMPLIANT, DIMM-244 |
| 文件頁數(shù)： | 11/14頁 |
| 文件大?。?/td> | 256K |
| 代理商： | W3HG64M72EER403AD7SG |
W3HG64M72EER-AD7
October 2006
Rev. 2
ADVANCED
6
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
DDR2 ICC SPECIFICATIONS AND CONDITIONS
Includes DDR2 SDRAM components only; TA = 0°C, VCC = 1.9V
Symbol Parameter
Condition
806
667
534
403
Unit
ICCO*
Operating one bank
active-precharge;
tCK = tCK(ICC); tRC = tRC(ICC); tRAS = tRAS MIN(ICC); CKE is HIGH, CS# is
HIGH between valid commands; Address bus inputs are SWITCHING;
Data bus inputs are SWITCHING
TBD
810
720
mA
ICC1*
Operating one
bank active-read-
precharge;
IOUT = OmA; BL = 4; CL = CL(ICC); tCK = tCK(ICC); tRC = tRC(ICC); tRAS = tRAS
MIN(ICC); CKE is HIGH, CS# is HIGH between valid commands; Address
bus inputs are SWITCHING; Data bus inputs are SWITCHING; Data
pattern is sames as ICC4W.
TBD
945
855
810
mA
ICC2P**
Precharge power-
down current;
All banks idle; tCK = tCK(ICC); CKE is LOW; Other control and address
bus inputs are STABLE; Data bus inputs are FLOATING
TBD
45
mA
ICC2Q**
Precharge quite
standby current;
All banks idle; tCK = tCK(ICC); CKE is HIGH; CS# is HIGH; Other control
and address bus inputs are STABLE; Data bus inputs are FLOATING
TBD
450
360
315
mA
ICC2N**
Precharge standby
current;
All banks idle; tCK = tCK(ICC); CKE is HIGH; CS# is HIGH; Other control
and address bus inputs are STABLE; Data bus inputs are SWITCHING
TBD
495
405
360
mA
ICC3P**
Active power-down
current;
All banks open; tCK = tCK(ICC), CKE is LOW;
Other control and address bus inputs are
STABLE; Data bus inputs are FLOATING
Fast PDN Exit
MRS(12) = 0
TBD
315
270
225
mA
Slow PDN Exit
MRS(12) = 1
TBD
90
mA
ICC3N**
Active standby
current;
All banks open; tCK = tCK(ICC); tRC = tRC(ICC); tRAS = tRAS MIN(ICC); CKE
is HIGH, CS# is HIGH between valid commands; Other control and
address bus inputs are SWITCHING; Data bus inputs are SWITCHING
TBD
585
495
405
mA
ICC4W*
Operating burst
write current;
All banks open; Continuous burst writes; BL = 4; CL = CL(ICC); AL =
0; tCK = tCK(ICC); tRC = tRC(ICC); tRAS = tRAS MIN(ICC); CKE is HIGH, CS# is
HIGH between valid commands; Address bus inputs are SWITCHING;
Data bus inputs are SWITCHING
TBD
1,395
1,170
990
mA
ICC4R*
Operating burst
read current;
All banks open; Continuous burst reads; TOUT = OmA; BL = 4; CL =
CL(ICC); AL = 0; tCK = tCK(ICC); tRC = tRC(ICC); tRAS = tRAS MIN(ICC); CKE is
HIGH, CS# is HIGH between valid commands; Address bus inputs are
SWITCHING; Data pattern is same as ICC4W.
TBD
1,575
1,305
1,035
mA
ICC5**
Burst auto refresh
current;
tCK = tCK(ICC); Refresh command at every tRC(ICC) interval; CKE is HIGH;
CS# is HIGH between valid commands; Other control and address bus
inputs are SWITCHING; Data bus inputs are SWITCHING
TBD
1,890
1,800
1,710
mA
ICC6**
Self refresh current;
CK and CK# at OV; CKE < 0.2V; Other control
and address bus inputs are FLOATING; Data
bus inputs are FLOATING
Normal
TBD
45
mA
ICC7*
Operating bank
interleave read
curent;
All bank interleaving reads; IOUT = OmA; BL = 4; CL = CL(ICC); AL
= tRCD(ICC) - 1*tCK(ICC); tCK = tCK(ICC); tRC = tRC(ICC); tRRD = tRRD MIN(ICC)
= 1*tCK(ICC); CKE is HIGH; CS# is HIGH between valid commands;
Address bus inputs are STABLE during DESELECTs; Data bus inputs
are SWITCHING
TBD
2,520
2,340
2,070
mA
Notes:
ICC specication is based on
MICRON components. Other DRAM manufacturers specication may be different.
* Value calculated as one module rank in this operating condition, and all other module ranks in ICC2P ( CKE LOW) mode.
** Value calculated reects all module ranks in this operating condition.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W3HG64M72EER534AD7MG | 64M X 72 DDR DRAM MODULE, 0.5 ns, ZMA244 |
| W3HG64M72EER665AD7SG | 64M X 72 DDR DRAM MODULE, 0.45 ns, ZMA244 |
| W49F002UP90BN | 256K X 8 FLASH 5V PROM, 90 ns, PQCC32 |
| W9412FASA-75 | 16M X 64 DDR DRAM MODULE, 0.75 ns, DMA200 |
| W9425G6EH-6 | 16M X 16 DDR DRAM, 0.7 ns, PDSO66 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W3HG64M72EER403AD7XG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM |
| W3HG64M72EER534AD7XG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM |
| W3HG64M72EER665AD7XG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM |
| W3HG64M72EER806AD7XG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM |
| W3HG64M72EER-AD7 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。