
W49F002U
- 2 -
9.
CAPACITANCE......................................................................................................................... 17
10.
AC CHARACTERISTICS .......................................................................................................... 17
10.1
AC Test Conditions....................................................................................................... 17
10.2
AC Test Load and Waveform ....................................................................................... 17
10.3
Read Cycle Timing Parameters.................................................................................... 18
10.4
Write Cycle Timing Parameters .................................................................................... 18
10.5
Datah Polling and Toggle Bit Timing Parameters......................................................... 19
10.6
Reset Timing Parameters ............................................................................................. 19
11.
TIMING WAVEFORMS ............................................................................................................. 20
11.1
Read Cycle Timing Diagram......................................................................................... 20
11.2
#WE Controlled Command Write Cycle Timing Diagram............................................. 20
11.3
#CE Controlled Command Write Cycle Timing Diagram.............................................. 21
11.4
Program Cycle Timing Diagram.................................................................................... 21
11.5
#DATA Polling Timing Diagram .................................................................................... 22
11.6
Toggle Bit Timing Diagram ........................................................................................... 22
11.7
Boot Block Lockout Enable Timing Diagram ................................................................ 23
11.8
Chip Erase Timing Diagram.......................................................................................... 23
11.9
Sector Erase Timing Diagram....................................................................................... 24
11.10
Reset Timing Diagram................................................................................................. 24
12.
ORDERING INFORMATION..................................................................................................... 25
13.
HOW TO READ THE TOP MARKING...................................................................................... 26
14.
PACKAGE DIMENSIONS......................................................................................................... 27
14.1
32-pin P-DIP ................................................................................................................. 27
14.2
32-pin PLCC ................................................................................................................. 27
14.3
32-pin STSOP (8 x 14 mm) .......................................................................................... 28
14.4
32-pin TSOP (8 x 20 mm)............................................................................................. 28
15.
VERSION HISTORY .................................................................................................................29