- 您現在的位置：買賣IC網 > PDF目錄68459 > W6692ACD (WINBOND ELECTRONICS CORP) DATACOM, ISDN CONTROLLER, PQFP100 PDF資料下載
參數資料
| 型號： | W6692ACD |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | 數字傳輸電路 |
| 英文描述： | DATACOM, ISDN CONTROLLER, PQFP100 |
| 封裝： | LQFP-100 |
| 文件頁數： | 44/98頁 |
| 文件大?。?/td> | 584K |
| 代理商： | W6692ACD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
Data Sheet
W6692A PCI ISDN S/T-Controller
Publication Release Date:
Mar,2000
Revision 1.0
-49 -
After an D_XFR interrupt, up to 64 bytes of data can be written into this FIFO for transmission. At the first time, up to 128
bytes of data can be written.
8.1.3 D_ch command register
D_CMDR
Write
Address 08H/02H
Value after reset: 00H
7
6
5
4
3
2
1
0
RACK
RRST
0
STT1
XMS
0
XME
XRST
RACK
Receive Acknowledge
After a D_RMR or D_RME interrupt, the processor must read out the data in D_RFIFO and then sets this bit to acknowledge
the interrupt. Writing “0” to this bit has no effect.
RRST
Receiver Reset
Setting this bit resets the D_ch HDLC receiver and clears the D_RFIFO data. Writing “0” to this bit has no effect.
STT1
Start Timer 1
The timer 1 is started when this bit is set to one. The timer is stopped when it expires or by a write of the TIMR1 register.
Writing “0” to this bit has no effect.
XMS
Transmit Message Start/Continue
Setting this bit will start or continue the transmission of a frame. The opening flag is automatically added by the HDLC
controller. Writing “0” to this bit has no effect.
XME
Transmit Message End
Setting this bit indicates the end of frame transmission.. The D_ch HDLC controller automatically appends the CRC and the
closing flag after the data transmission. Writing “0” to this bit has no effect.
Note: If the frame
≤ 64 bytes, XME plus XMS commands must be issued at the same time.
XRST
Transmitter Reset
Setting this bit resets the D_ch HDLC transmitter and clears the D_XFIFO. The transmitter will send inter frame time fill
pattern (which is 1's) immediately. This command also results in a transmit FIFO ready condition. Writing “0” to this bit has no
effect.
8.1.4 D_ch Mode Register
D_MODE
Read/Write
Address 0CH/03H
Value after reset : 00H
7
6
5
4
3
2
1
0
RACT
XACTB
0
PMES
MFD
DLP
RLP
相關PDF資料 |
PDF描述 |
|---|---|
| W6692ACF | DATACOM, ISDN CONTROLLER, PQFP100 |
| W6694ACD | DATACOM, ISDN CONTROLLER, PQFP48 |
| W671320P | TELECOM-SLIC, PQCC28 |
| W671361P | TELECOM-SLIC, PQCC28 |
| W671361Y | TELECOM-SLIC, QCC32 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W6692ACF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ISDN LINE INTERFACE|BASIC|CMOS|QFP|100PIN|PLASTIC |
| W6694 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:USB Bus ISDN S/T-Controller |
| W6694A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TE Mode S/T Controller with USB 1.1 Interface |
| W6694CD | 制造商:WINBOND 制造商全稱:Winbond 功能描述:USB Bus ISDN S/T-Controller |
| W66ARX-18 | 制造商:Magnecraft 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。