參數(shù)資料
型號: W83196R-718
英文描述: VIA Buffer Chip(4*DDR or 2*DDR + 3*SDRAM)
中文描述: 威盛緩沖芯片(4 * DDR或2 * 3 *的DDR SDRAM內(nèi)存)
文件頁數(shù): 6/13頁
文件大小: 731K
代理商: W83196R-718
W83194BR-250
5.0 FREQUENCY SELECTION BY HARDWARE
FS4 FS3 FS2 FS1 FS0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
1
0
0
1
0
0
1
0
1
0
0
1
0
0
1
0
0
1
0
0
1
1
0
1
1
0
1
1
0
1
1
1
0
0
1
0
0
1
0
0
1
0
0
1
0
1
1
0
1
1
0
1
1
0
1
1
1
0
1
1
0
1
1
0
1
1
0
1
1
1
1
1
1
1
1
1
1
1
1
CPU(MHz)
AGP(MHZ)
PCI(MHz)
IOAPIC
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
200.0
190.0
180.0
170.0
166.0
160.0
150.0
145.0
140.0
136.0
130.0
124.0
66.8
100.2
118.0
133.4
66.8
100.2
115.0
133.4
66.8
100.2
110.0
133.4
105.0
90.0
85.0
78.0
66.8
100.2
75.0
133.4
66.7
63.3
60.0
68
66.4
64.0
75.0
72.5
70.0
68.0
65.0
62.0
66.8
66.8
78.7
66.7
66.8
66.8
76.7
66.7
66.8
66.8
73.3
66.7
70.0
60.0
56.7
78.0
66.8
66.8
75.0
66.7
33.3
31.7
30.0
34
33.2
32.0
37.5
36.3
35.0
34.0
32.5
31.0
33.4
33.4
39.3
33.4
33.4
33.4
38.3
33.4
33.4
33.4
36.7
33.4
35.0
30.0
28.4
39.0
33.4
33.4
37.5
33.4
16.7
15.85
15
17
16.6
16
18.75
18.15
17.5
17
16.25
15.5
16.7
16.7
19.6
16.7
16.7
16.7
19.15
16.7
16.7
16.7
18.35
16.7
17
15
14.2
19.5
16.7
16.7
18.75
16.7
Publication Release Date:April. 2002
- 6 - Revision 1.0
相關(guān)PDF資料
PDF描述
W83194BR-740 Step-less Frequency SiS 733/735/740 Main Clock Gen.
W83194BR-P4X Step-less VIA P4X/P4M Main Clock Gen.
W83194R-WE CPU SYSTEM CLOCK GENERATOR|CMOS|SSOP|48PIN|PLASTIC
W83627SF W83627F plus Smart Card Reader Interface. VID Control. GP I/O?
W83697UF W83697F plus 2 Extra UART (total 4 UART)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W83196R-718B 制造商:WINBOND 制造商全稱:Winbond 功能描述:VIA BUFFER CHIP (4 X DDR or 2 X DDR + 3 X SDRAM)
W83196S-14 制造商:WINBOND 制造商全稱:Winbond 功能描述:100 MHZ CLOCK FOR BX CHIPSET (2 CHIP)
W83196S-14/-14A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:100/133/150/160MHz Clock Gen.. with S.S.T.?
W83301 制造商:WINBOND 制造商全稱:Winbond 功能描述:ACPI-STR Controller
W83301DR-O 制造商:WINBOND 制造商全稱:Winbond 功能描述:ACPI-STR Controller