參數(shù)資料
型號(hào): W972GG8JB-25
廠商: WINBOND ELECTRONICS CORP
元件分類(lèi): DRAM
英文描述: 256M X 8 DDR DRAM, 0.4 ns, PBGA60
封裝: 11 X 11.50 MM, ROHS COMPLIANT, WBGA-60
文件頁(yè)數(shù): 3/86頁(yè)
文件大小: 1466K
代理商: W972GG8JB-25
W972GG8JB
Publication Release Date: Feb. 18, 2011
- 11 -
Revision A02
A[2:0] with options of 4 and 8 bit burst lengths. The burst length decodes are compatible with DDR
SDRAM. Burst address sequence type is defined by A3, CAS Latency is defined by A[6:4]. The DDR2
does not support half clock latency mode. A7 is used for test mode. A8 is used for DLL reset. A7 must
be set to LOW for normal MRS operation. Write recovery time WR is defined by A[11:9]. Refer to the
table for specific codes.
BA1
BA0
A12
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
0
PD
WR
DLL
BT
CAS Latency
Burst Length
TM
A8
0
1
DLL Reset
No
Yes
BA1
BA0
0
1
0
1
MRS mode
MR
EMR (1)
EMR (2)
EMR (3)
A12
1
0
Active power down exit time
Fast exit (use tXARD)
Slow exit (use tXARDS)
Burst Length
Address Field
Mode Register
Write recovery for Auto-precharge
CAS Latency
A6
0
1
A5
0
1
0
1
A4
0
1
0
1
0
1
0
Latency
Reserved
3
4
5
7
6
Reserved
A2
0
A1
1
A0
0
1
BL
4
8
A11
0
1
A10
0
1
0
1
A9
0
1
0
1
0
1
0
WR *
Reserved
2
3
4
5
6
8
7
A7
0
1
Mode
Normal
Test
A3
0
1
Burst Type
Sequential
Interleave
0
D
R
2
-6
6
7
D
R
2
-8
0
D
R
2
-1
0
6
D
R
2
-8
0
D
R
2
-1
0
6
D
R
2
-6
6
7
BA2
0
A13
0
A14
Note:
1. WR (write recovery for Auto-precharge) min is determined by tCK(avg) max and WR max is determined by tCK(avg) min.
WR[cycles] = RU{ tWR[nS] / tCK(avg)[nS] }, where RU stands for round up. The mode register must be programmed to this
value. This is also used with tRP to determine tDAL.
Figure 2
– Mode Register Set (MRS)
7.2.2
Extend Mode Register Set Commands (EMRS)
7.2.2.1
Extend Mode Register Set Command (1), EMR (1)
(
CS = "L", RAS = "L", CAS = "L",
WE = "L", BA0 = "H", BA1 = "L, BA2 = "L" A0 to A14 =
Register data)
The extended mode register (1) stores the data for enabling or disabling the DLL, output driver
strength, additive latency, ODT, DQS disable, OCD program. The default value of the extended
mode register (1) is not defined, therefore the extended mode register (1) must be programmed during
initialization for proper operation. The DDR2 SDRAM should be in all bank precharge with CKE
already high prior to writing into the extended mode register (1). The mode register set command
cycle time (tMRD) must be satisfied to complete the write operation to the extended mode register (1).
Extended mode register (1) contents can be changed using the same command and clock cycle
requirements during normal operation as long as all banks are in the precharge state. A0 is used for
DLL enable or disable. A1 is used for enabling a reduced strength output driver. A[5:3] determines the
additive latency, A[9:7] are used for OCD control, A10 is used for
DQS disable. A2 and A6 are used
for ODT setting.
相關(guān)PDF資料
PDF描述
WF512K32-150CJC 512K X 32 FLASH 5V PROM MODULE, 150 ns, CQCC68
W73B586A-09L 32K X 18 CACHE SRAM, 9 ns, PQCC52
WS512K32-100G4TM 2M X 8 MULTI DEVICE SRAM MODULE, 100 ns, CQFP68
WS512K32-35G4M 2M X 8 MULTI DEVICE SRAM MODULE, 35 ns, CQFP68
WS512K32-35G4Q 2M X 8 MULTI DEVICE SRAM MODULE, 35 ns, CQFP68
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W972GG8JB-25I 制造商:Winbond Electronics Corp 功能描述:IC DDR2 SDRAM 2GBIT 2.5NS 制造商:Winbond Electronics Corp 功能描述:IC DDR2 SDRAM 2GBIT 2.5NS 80WBGA
W972GG8JB-3 制造商:Winbond Electronics Corp 功能描述:DRAM Chip DDR2 SDRAM 2G-Bit 256Mx8 1.8V 60-Pin WBGA 制造商:Winbond Electronics Corp 功能描述:IC DDR2 SDRAM 2GBIT 3NS
W9751G6IB-25 功能描述:IC DDR2-800 SDRAM 512MB 84-WBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類(lèi)型:EEPROM 存儲(chǔ)容量:4K (512 x 8) 速度:400kHz 接口:I²C,2 線串口 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:8-MFP 包裝:帶卷 (TR)
W9751G6JB 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:8M ? 4 BANKS ? 16 BIT DDR2 SDRAM
W9751G6JB-25 制造商:Winbond Electronics Corp 功能描述:512GB DDRII