
W981204AH
8M x 4 Banks x 4 bits SDRAM
Revision 1.0 Publication Release Date: June, 2000
- 6 -
AC CHARACTERISTICS AND OPERATING CONDITION
(Vcc=3.3V
±
0.3V, Ta=0
°
to 70
°
C Notes: 5, 6, 7, 8)
-75 (PC133)
MIN
-8H (PC100)
MIN
SYMBOL
PARAMETER
MAX
MAX
UNIT
t
RC
Ref/Active to Ref/Active Command Period
65
68
t
RAS
Active to precharge Command Period
45
100000
48
100000
ns
t
RCD
Active to Read/Write Command Delay Time
20
20
t
CCD
Read/Write(a) to Read/Write(b)Command Period
1
1
cycle
t
RP
Precharge to Active Command Period
20
20
t
RRD
Active(a) to Active(b) Command Period
15
20
t
WR
Write Recovery Time
CL*=2
10
10
CL*=3
7.5
8
t
CK
CLK Cycle Time
CL*=2
10
1000
10
1000
CL*=3
7.5
1000
8
1000
t
CH
CLK High Level width
2.5
3
t
CL
CLK Low Level width
2.5
3
t
AC
Access Time from CLK
CL*=2
6
6
CL*=3
5.4
6
ns
t
OH
Output Data Hold Time
2.7
3
t
HZ
Output Data High Impedance Time
2.7
7.5
3
8
t
LZ
Output Data Low Impedance Time
0
0
t
SB
Power Down Mode Entry Time
0
7.5
0
8
t
T
Transition Time of CLK (Rise and Fall)
0.5
10
0.5
10
t
DS
Data-in Set-up Time
1.5
2
t
DH
Data-in Hold Time
0.8
1
t
AS
Address Set-up Time
1.5
2
t
AH
Address Hold Time
0.8
1
t
CKS
CKE Set-up Time
1.5
2
t
CKH
CKE Hold Time
0.8
1
t
CMS
Command Set-up Time
1.5
2
t
CMH
Command Hold Time
0.8
1
t
REF
Refresh Time
64
64
ms
t
RSC
Mode register Set Cycle Time
15
16
ns
*CL=CAS Latency