- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361798 > W9864G6DB (WINBOND ELECTRONICS CORP) 1M x 4 BANKS x 16 BITS SDRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | W9864G6DB |
| 廠商： | WINBOND ELECTRONICS CORP |
| 英文描述： | 1M x 4 BANKS x 16 BITS SDRAM |
| 中文描述： | 100萬× 4銀行X 16位內(nèi)存 |
| 文件頁數(shù)： | 8/48頁 |
| 文件大小： | 1283K |
| 代理商： | W9864G6DB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
W986432DH
- 8 -
Burst Read Command
The Burst Read command is initiated by applying logic low level to CS and CAS while holding
RAS and WE high at the rising edge of the clock. The address inputs determine the starting
column address for the burst. The Mode Register sets type of burst (sequential or interleave) and
the burst length (1, 2, 4, 8, full page) during the Mode Register Set Up cycle. Table 2 and 3 in the next
page explain the address sequence of interleave mode and sequence mode.
Burst Command
The Burst Write command is initiated by applying logic low level to CS, CAS and WE while
holding RAS high at the rising edge of the clock. The address inputs determine the starting column
address. Data for the first burst write cycle must be applied on the DQ pins on the same clock cycle
that the Write Command is issued. The remaining data inputs must be supplied on each subsequent
rising clock edge until the burst length is completed. Data supplied to the DQ pins after burst finishes
will be ignored.
Read Interrupted by a Read
A Burst Read may be interrupted by another Read Command. When the previous burst is interrupted,
the remaining addresses are overridden by the new read address with the full burst length. The data
from the first Read Command continues to appear on the outputs until the CAS latency from the
interrupting Read Command the is satisfied.
Read Interrupted by a Write
To interrupt a burst read with a Write Command, DQM may be needed to place the DQs (output
drivers) in a high impedance state to avoid data contention on the DQ bus. If a Read Command will
issue data on the first and second clocks cycles of the write operation, DQM is needed to insure the
DQs are tri-stated. After that point the Write Command will have control of the DQ bus and DQM
masking is no longer needed.
Write Interrupted by a Write
A burst write may be interrupted before completion of the burst by another Write Command. When the
previous burst is interrupted, the remaining addresses are overridden by the new address and data will
be written into the device until the programmed burst length is satisfied.
Write Interrupted by a Read
A Read Command will interrupt a burst write operation on the same clock cycle that the Read
Command is activated. The DQs must be in the high impedance state at least one cycle before the
new read data appears on the outputs to avoid data contention. When the Read Command is
activated, any residual data from the burst write cycle will be ignored.
Burst Stop Command
A Burst Stop Command may be used to terminate the existing burst operation but leave the bank open
for future Read or Write Commands to the same page of the active bank, if the burst length is full
page. Use of the Burst Stop Command during other burst length operations is illegal. The Burst Stop
Command is defined by having RAS and CAS high with CS and WE low at the rising
edge of the clock. The data DQs go to a high impedance state after a delay, which is equal to the CAS
Latency in a burst read cycle, interrupted by Burst Stop. If a Burst Stop Command is issued during a
full page burst write operation, then any residual data from the burst write cycle will be ignored.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W9864G6DB-7 | 1M x 4 BANKS x 16 BITS SDRAM |
| W987Y6CBN | Model PIO-32I/O Isolated, ISA Boards w/ 16-Ch Digital Inputs and 16-Ch Relay Outputs |
| W987Z6CBN | DRAM |
| W9950P | Analog IC |
| W9953F | Analog IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W9864G6DB-7 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M x 4 BANKS x 16 BITS SDRAM |
| W9864G6GH | 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M 】 4 BANKS 】 16 BITS SDRAM |
| W9864G6GH-5 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M 】 4 BANKS 】 16 BITS SDRAM |
| W9864G6GH-6 | 制造商:Winbond Electronics Corp 功能描述:4*16BIT SDRAM |
| W9864G6GH-6I | 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M 】 4 BANKS 】 16 BITS SDRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。