- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄300143 > X1203S8T1 0 TIMER(S), REAL TIME CLOCK, PDSO8 PDF資料下載
參數(shù)資料
| 型號： | X1203S8T1 |
| 元件分類： | XO, clock |
| 英文描述： | 0 TIMER(S), REAL TIME CLOCK, PDSO8 |
| 封裝： | PLASTIC, SOIC-8 |
| 文件頁數(shù)： | 17/19頁 |
| 文件大小： | 155K |
| 代理商： | X1203S8T1 |
X1203
Characteristics subject to change without notice.
7 of 19
REV 1.2.0 2/13/01
www.xicor.com
– Writing all zeros to the status register resets both the
WEL and RWEL bits.
– A read operation occurring between any of the previ-
ous operations will not interrupt the register write
operation.
– The RWEL and WEL bits can be reset by writing a 0
to the status register.
SERIAL COMMUNICATION
Interface Conventions
The device supports a bidirectional bus oriented proto-
col. The protocol denes any device that sends data
onto the bus as a transmitter, and the receiving device
as the receiver. The device controlling the transfer is
called the master and the device being controlled is
called the slave. The master always initiates data
transfers, and provides the clock for both transmit and
receive operations. Therefore, the devices in this family
operate as slaves in all applications.
Clock and Data
Data states on the SDA line can change only during
SCL LOW. SDA state changes during SCL HIGH are
reserved for indicating start and stop conditions. See
Figure 3.
All commands are preceded by the start condition,
which is a HIGH to LOW transition of SDA when SCL is
HIGH. The device continuously monitors the SDA and
SCL lines for the start condition and will not respond to
any command until this condition has been met. See
Figure 4.
Figure 3. Valid Data Changes on the SDA Bus
SCL
SDA
Data Stable
Data Change
Data Stable
Start Condition
All commands are preceded by the start condition,
which is a HIGH to LOW transition of SDA when SCL is
HIGH. The device continuously monitors the SDA and
SCL lines for the start condition and will not respond to
any command until this condition has been met. See
Figure 4.
Stop Condition
All communications must be terminated by a stop condi-
tion, which is a LOW to HIGH transition of SDA when
SCL is HIGH. The stop condition is also used to place
the device into the standby power mode after a read
sequence. A stop condition can only be issued after the
transmitting device has released the bus. See Figure 4.
Figure 4. Valid Start and Stop Conditions
SCL
SDA
Start
Stop
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X1228S14I-2.7 | 1 TIMER(S), REAL TIME CLOCK, PDSO14 |
| X25644S14-1.8T1 | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO14 |
| X502 | MALE, MULTIWAY RACK AND PANEL CONN, SOLDER |
| X503 | MALE, MULTIWAY RACK AND PANEL CONN, SOLDER |
| X504 | MALE, MULTIWAY RACK AND PANEL CONN, SOLDER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X1203V8 | 制造商:Intersil Corporation 功能描述: |
| X-120-499 | 制造商:Brady Corporation 功能描述:VIAL SIDE/TOP COMBO-B499 .50X1X.375DIA |
| X1205 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Real Time Clock/Calendar |
| X1205S8 | 功能描述:IC RTC/CALENDAR 2-WIRE 8-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計(jì)時 - 實(shí)時時鐘 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時鐘/日歷 特點(diǎn):警報器，閏年，SRAM 存儲容量:- 時間格式:HH:MM:SS（12/24 小時） 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源，電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN EP 包裝:管件 |
| X1205S8I | 功能描述:IC RTC/CALENDAR 2-WIRE 8-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計(jì)時 - 實(shí)時時鐘 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時鐘/日歷 特點(diǎn):警報器，閏年，SRAM 存儲容量:- 時間格式:HH:MM:SS（12/24 小時） 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源，電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN EP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。