- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371255 > X4045P-2.7A (INTERSIL CORP) RTC Module With CPU Supervisor PDF資料下載
參數(shù)資料
| 型號(hào)： | X4045P-2.7A |
| 廠商： | INTERSIL CORP |
| 元件分類： | 電源管理 |
| 英文描述： | RTC Module With CPU Supervisor |
| 中文描述： | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDIP8 |
| 封裝： | PLASTIC, DIP-8 |
| 文件頁數(shù)： | 7/25頁 |
| 文件大?。?/td> | 144K |
| 代理商： | X4045P-2.7A |
X4043/45
Characteristics subject to change without notice.
7 of 25
REV 1.1.17 9/14/01
www.xicor.com
The state of the control register can be read at any
time by performing a random read at address 1FFh,
using the special preamble. Only one byte is read by
each register read operation. The X4043/45 resets
itself after the first byte is read. The master should sup-
ply a stop condition to be consistent with the bus proto-
col, but a stop is not required to end this operation.
RWEL: Register Write Enable Latch (Volatile)
The RWEL bit must be set to “1” prior to a write to the
Control Register.
WEL: Write Enable Latch (Volatile)
The WEL bit controls the access to the memory and to
the Register during a write operation. This bit is a vola-
tile latch that powers up in the LOW (disabled) state.
While the WEL bit is LOW, writes to any address,
including any control registers will be ignored (no
acknowledge will be issued after the Data Byte). The
WEL bit is set by writing a “1” to the WEL bit and
zeroes to the other bits of the control register. Once
set, WEL remains set until either it is reset to 0 (by writ-
ing a “0” to the WEL bit and zeroes to the other bits of
the control register) or until the part powers up again.
Writes to the WEL bit do not cause a nonvolatile write
cycle, so the device is ready for the next operation
immediately after the stop condition.
BP2, BP1, BP0: Block Protect Bits (Nonvolatile)
The block protect bits, BP2, BP1 and BP0, determine
which blocks of the array are write protected. A write to
a protected block of memory is ignored. The block pro-
tect bits will prevent write operations to one of eight
segments of the array.
WD1, WD0: Watchdog Timer Bits
The bits WD1 and WD0 control the period of the watch-
dog timer. The options are shown below.
Writing to the Control Register
Changing any of the nonvolatile bits of the control reg-
ister requires the following steps:
– Write a 02H to the control register to set the write
enable latch (WEL). This is a volatile operation, so
there is no delay after the write. (Operation pre-
ceeded by a start and ended with a stop).
– Write a 06H to the control register to set both the
register write enable latch (RWEL) and the WEL bit.
This is also a volatile cycle. The zeros in the data
byte are required. (Operation preceeded by a start
and ended with a stop).
– Write a value to the control register that has all the
control bits set to the desired state. This can be rep-
resented as
0xys t
01
r
in binary, where
xy
are the WD
bits, and
rst
are the BP bits. (Operation preceeded
by a start and ended with a stop). Since this is a non-
volatile write cycle it will take up to 10ms to com-
plete. The RWEL bit is reset by this cycle and the
sequence must be repeated to change the nonvola-
tile bits again. If bit 2 is set to ‘1’ in this third step
(
0xys t
11
r
) then the RWEL bit is set, but the WD1,
WD0, BP2, BP1 and BP0 bits remain unchanged.
Writing a second byte to the control register is not
allowed. Doing so aborts the write operation and
returns a NACK.
– A read operation occurring between any of the previ-
ous operations will not interrupt the register write
operation.
– The RWEL bit cannot be reset without writing to the
nonvolatile control bits in the control register, power
cycling the device or attempting a write to a write
protected block.
To illustrate, a sequence of writes to the device consist-
ing of [02H, 06H, 02H] will reset all of the nonvolatile
bits in the control register to 0. A sequence of [02H,
06H, 06H] will leave the nonvolatile bits unchanged
and the RWEL bit remains set.
7
0
6
5
4
3
2
1
0
WD1
WD0
BP1
BP0
RWEL
WEL
BP2
B
B
B
Protected Addresses
(Size)
None (factory setting)
180h - 1FFh
(128 bytes
)
100h - 1FFh
(256 bytes
)
000h - 1FFh
(512 bytes)
000h - 00Fh
(16 bytes)
000h - 01Fh
(32 bytes)
000h - 03Fh
(64 bytes)
000h - 07Fh
(128 bytes)
Array Lock
None
Upper 1/4 (Q4)
Upper 1/2 (Q3,Q4)
Full Array (All)
First Page (P1)
First 2 pgs (P2)
First 4 pgs (P4)
First 8 pgs (P8)
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
WD1
0
0
1
1
WD0
0
1
0
1
Watchdog Time Out Period
1.4 seconds
600 milliseconds
200 milliseconds
Disabled (factory setting)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X4045S8 | ; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No RoHS Compliant: No |
| X4045PI | RTC Module With CPU Supervisor |
| X4045PIZ | RTC Module With CPU Supervisor |
| X4045PZ | RTC Module With CPU Supervisor |
| X4043P | RTC Module With CPU Supervisor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X4045P-4.5A | 功能描述:IC SUPERVISOR CPU 4K EE 8-DIP RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件 |
| X4045P8 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:CPU Supervisor with 4Kbit EEPROM |
| X4045P8-2.7 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:CPU Supervisor with 4Kbit EEPROM |
| X4045P8-2.7A | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:CPU Supervisor with 4Kbit EEPROM |
| X4045P8-4.5A | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:CPU Supervisor with 4Kbit EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。