- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371258 > X4645S8 CPU Supervisor with 64K EEPROM PDF資料下載
參數(shù)資料
| 型號： | X4645S8 |
| 元件分類： | EEPROM |
| 英文描述： | CPU Supervisor with 64K EEPROM |
| 中文描述： | CPU監(jiān)控與64K的EEPROM的 |
| 文件頁數(shù)： | 13/22頁 |
| 文件大?。?/td> | 408K |
| 代理商： | X4645S8 |
X4643/5 – Preliminary Information
Characteristics subject to change without notice.
13 of 22
REV 1.26 4/30/02
www.xicor.com
Figure 15. X4643/5 Addressing
R/W
S0
S1
0
0
1
0
1
Slave Address Byte
Device Identifier
Device Select
A8
(X2)
A9
(X3)
A10
(X4)
A11
(X5)
A12
(X6)
0
0
0
Word Address Byte 0–64K
High Order Word Address
A0
(Y0)
A1
(Y1)
A2
(Y2)
Word Address Byte 0 for all options
Low Order Word Address
A3
(Y3)
A4
(Y4)
A5
(Y5)
A6
(X0)
A7
(X1)
D0
D1
D2
D3
D4
D5
D6
D7
Data Byte for all options
Operational Notes
The device powers-up in the following state:
– The device is in the low power standby state.
– The WEL bit is set to ‘0’. In this state it is not possible
to write to the device.
– SDA pin is the input mode.
– RESET/RESET Signal is active for t
PURST
.
Data Protection
The following circuitry has been included to prevent
inadvertent writes:
– The WEL bit must be set to allow write operations.
– The proper clock count and bit sequence is required
prior to the stop bit in order to start a nonvolatile
write cycle.
– A three step sequence is required before writing into
the Control Register to change Watchdog Timer or
block lock settings.
– The WP pin, when held HIGH, and WPEN bit at logic
HIGH will prevent all writes to the Control Register.
– Communication to the device is inhibited while
RESET/RESET is active and any in-progress com-
munication is terminated.
– Block Lock bits can protect sections of the memory
array from write operations.
SYMBOL TABLE
WAVEFORM
INPUTS
OUTPUTS
Must be
steady
Will be
steady
May change
from LOW
to HIGH
May change
from HIGH
to LOW
Will change
from LOW
to HIGH
Will change
from HIGH
to LOW
Don’t Care:
Changes
Allowed
N/A
Changing:
State Not
Known
Center Line
is High
Impedance
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X4645S8-2.7 | CPU Supervisor with 64K EEPROM |
| X4645S8-2.7A | CPU Supervisor with 64K EEPROM |
| X4645S8-4.5A | CPU Supervisor with 64K EEPROM |
| X4645S8I | CPU Supervisor with 64K EEPROM |
| X4645S8I-2.7 | CPU Supervisor with 64K EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X4645S8-2.7 | 功能描述:IC CPU SUPRV 64K EE RST HI 8SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:簡單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:開路漏極或開路集電極 復(fù)位:低有效 復(fù)位超時:標(biāo)準(zhǔn)傳輸延遲為 60 µs 電壓 - 閥值:3V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SC-74A，SOT-753 供應(yīng)商設(shè)備封裝:SOT-23-5 包裝:Digi-Reel® 其它名稱:LM8364BALMF30DKR |
| X4645S8-2.7A | 功能描述:IC SUPERVISOR CPU 64K EE 8-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時:最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件 |
| X4645S8-4.5A | 功能描述:IC SUPERVISOR CPU 64K EE 8-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時:最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件 |
| X4645S8I | 功能描述:IC CPU SUPRV 64K EE RST HI 8SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:簡單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:開路漏極或開路集電極 復(fù)位:低有效 復(fù)位超時:標(biāo)準(zhǔn)傳輸延遲為 60 µs 電壓 - 閥值:3V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SC-74A，SOT-753 供應(yīng)商設(shè)備封裝:SOT-23-5 包裝:Digi-Reel® 其它名稱:LM8364BALMF30DKR |
| X4645S8I-2.7 | 功能描述:IC CPU SUPRV 64K EE RST HI 8SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:簡單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:開路漏極或開路集電極 復(fù)位:低有效 復(fù)位超時:標(biāo)準(zhǔn)傳輸延遲為 60 µs 電壓 - 閥值:3V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SC-74A，SOT-753 供應(yīng)商設(shè)備封裝:SOT-23-5 包裝:Digi-Reel® 其它名稱:LM8364BALMF30DKR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。