- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371280 > X9251 Quad Digitally-Controlled (XDCP) Potentiometer PDF資料下載
參數(shù)資料
| 型號(hào)： | X9251 |
| 元件分類： | 數(shù)字電位計(jì) |
| 英文描述： | Quad Digitally-Controlled (XDCP) Potentiometer |
| 中文描述： | 四數(shù)字控制（數(shù)字電位器）電位 |
| 文件頁數(shù)： | 8/25頁 |
| 文件大?。?/td> | 549K |
| 代理商： | X9251 |
X9251
Characteristics subject to change without notice.
8 of 25
REV 1.3.3 2/10/04
www.xicor.com
SERIAL INTERFACE
The X9251 supports the SPI interface hardware
conventions. The device is accessed via the SI input
with data clocked in, on the rising SCK. CS must be
LOW and the HOLD and WP pins must be HIGH
during the entire operation.
The SO and SI pins can be connected together, since
they have three state outputs. This can help to reduce
system pin count.
I
DENTIFICATION
B
YTE
The first byte sent to the X9251 from the host, following
a CS going HIGH to LOW, is called the Identification
Byte. The most significant four bits of the Identification
Byte are a Device Type Identifier, ID[3:0]. For the
X9251, this is fixed as 0101 (refer to Table 3).
The least significant four bits of the Identification Byte
are the Slave Address bits, AD[3:0]. For the X9251, A3
is 0, A2 is 0, A1 is the logic value at the input pin A1,
and A0 is the logic value at the input pin A0. Only the
device which Slave Address matches the incoming
bits sent by the master executes the instruction. The
A1 and A0 inputs can be actively driven by CMOS
input signals or tied to V
CC
or V
SS
.
I
NSTRUCTION
B
YTE
The next byte sent to the X9251 contains the
instruction and register pointer information. The four
most significant bits are used provide the instruction
opcode (I[3:0]). The RB and RA bits point to one of the
four Data Registers of each associated XDCP. The
least two significant bits point to one of four Wiper
Counter Registers or DCPs.The format is shown below
in Table 4.
Table 3. Identification Byte Format
Table 4. Instruction Byte Format
Data Register Selection
#: 0, 1, 2, or 3
Register
DR#0
DR#1
DR#2
DR#3
RB
0
0
1
1
RA
0
1
0
1
ID3
0
ID2
1
ID1
0
ID0
1
A3
0
A2
0
A1
A0
Pin A1
Logic Value
Pin A0
Logic Value
(LSB)
(MSB)
Device Type
Identifier
Slave Address
I3
I2
I1
I0
RB
RA
P1
P0
(MSB)
(LSB)
Instruction
Opcode
Register
Selection
DCP Selection
(WCR Selection)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X9251TB24 | Quad Digitally-Controlled (XDCP) Potentiometer |
| X9251TB24-2.7 | Quad Digitally-Controlled (XDCP) Potentiometer |
| X9251TB24I | Quad Digitally-Controlled (XDCP) Potentiometer |
| X9251TB24I-2.7 | Quad Digitally-Controlled (XDCP) Potentiometer |
| X9251TS24 | Quad Digitally-Controlled (XDCP) Potentiometer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X9251_07 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad Digitally-Controlled (XDCP⑩) Potentiometer |
| X9251-2.7 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Single Supply/Low Power/256-Tap/SPI Bus |
| X9251TB24 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Quad Digitally-Controlled (XDCP) Potentiometer |
| X9251TB24-2.7 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Quad Digitally-Controlled (XDCP) Potentiometer |
| X9251TB24I | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Quad Digitally-Controlled (XDCP) Potentiometer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。