- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371281 > X9251TS24I-2.7 (INTERSIL CORP) Single Supply/Low Power/256-Tap/SPI Bus PDF資料下載
參數(shù)資料
| 型號： | X9251TS24I-2.7 |
| 廠商： | INTERSIL CORP |
| 元件分類： | 數(shù)字電位計 |
| 英文描述： | Single Supply/Low Power/256-Tap/SPI Bus |
| 中文描述： | QUAD 100K DIGITAL POTENTIOMETER, 3-WIRE SERIAL CONTROL INTERFACE, 256 POSITIONS, PDSO24 |
| 封裝： | 0.300 INCH, PLASTIC, SOIC-24 |
| 文件頁數(shù)： | 10/25頁 |
| 文件大?。?/td> | 549K |
| 代理商： | X9251TS24I-2.7 |
X9251
Characteristics subject to change without notice.
10 of 25
REV 1.3.3 2/10/04
www.xicor.com
Instructions
Four of the nine instructions are three bytes in length.
These instructions are:
–
Read Wiper Counter Register
– read the current
wiper position of the selected potentiometer,
–
Write Wiper Counter Register
– change current
wiper position of the selected potentiometer,
–
Read Data Register
– read the contents of the
selected Data Register,
–
Write Data Register
– write a new value to the
selected Data Register,
–
Read Status
– this command returns the contents of
the WIP bit which indicates if the internal write cycle
is in progress.
The basic sequence of the three byte instructions is
illustrated in Figure 3. These three-byte instructions
exchange data between the WCR and one of the Data
Registers. A transfer from a Data Register to a WCR is
essentially a write to a static RAM, with the static RAM
controlling the wiper position. The response of the
wiper to this action is delayed by t
WRL
. A transfer from
the WCR (current wiper position), to a Data Register is
a write to non-volatile memory and takes a minimum of
t
WR
to complete. The transfer can occur between one
of the four potentiometer’s WCR, and one of its
associated registers, DRs; or it may occur globally,
where the transfer occurs between all potentiometers
and one associated register. The Read Status Register
instruction is the only unique format (see Figure 5).
Four instructions require a two-byte sequence to
complete. These instructions transfer data between the
host and the X9251; either between the host and one
of the data registers or directly between the host and
the Wiper Counter Register. These instructions are:
–
XFR Data Register to Wiper Counter Register
–
This transfers the contents of one specified Data
Register to the associated Wiper Counter Register.
–
XFR Wiper Counter Register to Data Register
–
This transfers the contents of the specified Wiper
Counter Register to the specified associated Data
Register.
–
Global XFR Data Register to Wiper Counter
Register
– This transfers the contents of all specified
Data Registers to the associated Wiper Counter
Registers.
–
Global XFR Wiper Counter Register to Data
Register
– This transfers the contents of all Wiper
Counter Registers to the specified associated Data
Registers.
INCREMENT/DECREMENT COMMAND
The final command is Increment/Decrement (see
Figures 6 and 7). The Increment/Decrement command
is different from the other commands. Once the
command is issued and the X9251 has responded with
an Acknowledge, the master can clock the selected
wiper up and/or down in one segment steps; thereby,
providing a fine tuning capability to the host. For each
SCK clock pulse (t
HIGH
) while SI is HIGH, the selected
wiper moves one wiper position towards the R
H
terminal. Similarly, for each SCK clock pulse while SI is
LOW, the selected wiper moves one wiper position
towards the R
L
terminal. A detailed illustration of the
sequence and timing for this operation are shown. See
Instruction format for more details.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X9251TS24IZ | Single Supply/Low Power/256-Tap/SPI Bus |
| X9251TS24IZ-2.7 | Single Supply/Low Power/256-Tap/SPI Bus |
| X9251TS24Z | Single Supply/Low Power/256-Tap/SPI Bus |
| X9251TS24Z-2.7 | Single Supply/Low Power/256-Tap/SPI Bus |
| X9251TV24 | Single Supply/Low Power/256-Tap/SPI Bus |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X9251TS24IT1 | 功能描述:IC XDCP QUAD 256TAP 100K 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 標準包裝:2,500 系列:XDCP™ 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標準值 ±300 ppm/°C 存儲器類型:非易失 接口:I²C（設(shè)備位址） 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) |
| X9251TS24IZ | 功能描述:IC XDCP QUAD 256TAP 100K 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):2 溫度系數(shù):標準值 35 ppm/°C 存儲器類型:易失 接口:6 線串行（芯片選擇，遞增，增/減） 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) |
| X9251TS24IZ-2.7 | 功能描述:IC XDCP QUAD 256TAP 100K 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):2 溫度系數(shù):標準值 35 ppm/°C 存儲器類型:易失 接口:6 線串行（芯片選擇，遞增，增/減） 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) |
| X9251TS24IZ-2.7T1 | 功能描述:IC XDCP QUAD 256TAP 100K 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):2 溫度系數(shù):標準值 35 ppm/°C 存儲器類型:易失 接口:6 線串行（芯片選擇，遞增，增/減） 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) |
| X9251TS24IZT1 | 功能描述:IC XDCP QUAD 256TAP 100K 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):2 溫度系數(shù):標準值 35 ppm/°C 存儲器類型:易失 接口:6 線串行（芯片選擇，遞增，增/減） 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。