參數(shù)資料
型號: X9520
廠商: Intersil Corporation
英文描述: Triple DCP, POR,2kbit EEPROM Memory, Dual Voltage Monitors
中文描述: 三氯酚,葡萄牙,2kbit EEPROM存儲器,雙電壓監(jiān)視器
文件頁數(shù): 14/33頁
文件大?。?/td> 561K
代理商: X9520
14
FN8206.0
March 8, 2005
When the Block Lock bits of the CONSTAT register are
set to something other than BL1 = 0 and BL0 = 0, then
the “wiper position” of the DCPs cannot be changed - i.e.
DCP write operations cannot be conducted:
The factory default setting for these bits are BL1 = 0,
BL0 = 0.
IMPORTANT NOTE: If the Write Protect (WP) pin of the
X9520 is active (HIGH), then all nonvolatile write opera-
tions to both the EEPROM memory and DCPs are inhib-
ited, irrespective of the Block Lock bit settings (See "WP:
Write Protection Pin").
POR1, POR0: Power-on Reset bits – (Nonvolatile)
Applying voltage to V
CC
activates the Power-on Reset
circuit which holds V1RO output HIGH, until the supply
voltage stabilizes above the V
TRIP1
threshold for a
period of time, t
PURST
(See Figure 30).
The Power-on Reset bits, POR1 and POR0 of the
CONSTAT register determine the t
PURST
delay time of
the Power-on Reset circuitry (See "VOLTAGE MONI-
TORING FUNCTIONS"). These bits of the CONSTAT
register are nonvolatile, and therefore power-up to the
last written state.
The nominal Power-on Reset delay time can be selected
from the following table, by writing the appropriate bits to
the CONSTAT register:
The default for these bits are POR1 = 0, POR0 = 1.
V2OS, V3OS: Voltage Monitor Status Bits (Volatile)
Bits V2OS and V3OS of the CONSTAT register are
latched, volatile flag bits which indicate the status of the
Voltage Monitor reset output pins V2RO and V3RO.
At power-up the VxOS (x = 2,3) bits default to the value
“0”. These bits can be set to a “1” by writing the appropri-
ate value to the CONSTAT register. To provide consis-
tency between the VxRO and VxOS however, the status
of the VxOS bits can only be set to a “1” when the corre-
sponding VxRO output is HIGH.
Once the VxOS bits have been set to “1”, they will be
reset to “0” if:
—The device is powered down, then back up,
—The corresponding VxRO output becomes LOW.
BL1
0
0
1
1
BL0
0
1
0
1
DCP Write Operation Permissible
YES (Default)
NO
NO
NO
POR1
0
0
1
1
POR0
0
1
0
1
Power-on Reset delay (t
PUV1RO
)
50ms
100ms (Default)
200ms
300ms
S
T
A
R
T
1
0
1
0
0
1
0
R/W A
C
K
1
1
1
1
1
1
1
1
A
C
K
SCL
SDA
S
T
O
P
A
C
K
CS7 CS6CS5 CS4 CS3 CS2CS1 CS0
SLAVE ADDRESS BYTE
ADDRESS BYTE
CONSTAT REGISTER DATA IN
Figure 18. CONSTAT Register Write Command Sequence
X9520
相關(guān)PDF資料
PDF描述
X9520V20IA Triple DCP, POR,2kbit EEPROM Memory, Dual Voltage Monitors
X9520V20IB Triple DCP, POR,2kbit EEPROM Memory, Dual Voltage Monitors
X9522 Laser Diode Control for Fiber Optic Modules
X9522B20I-A Laser Diode Control for Fiber Optic Modules
X9522B20I-B Laser Diode Control for Fiber Optic Modules
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X9520_06 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Triple DCP, POR, 2kbit EEPROM Memory, Dual Voltage Monitors
X9520_07 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Triple DCP, POR, 2kbit EEPROM Memory, Dual Voltage Monitors
X9520B20IA 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Triple DCP, POR,2kbit EEPROM Memory, Dual Voltage Monitors
X9520B20I-A 功能描述:IC LASR CTRLR 3CHAN 5.5V 20TSSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 激光驅(qū)動器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:60 系列:- 類型:激光二極管驅(qū)動器 數(shù)據(jù)速率:- 通道數(shù):4 電源電壓:3.3V 電流 - 電源:- 電流 - 調(diào)制:- 電流 - 偏置:- 工作溫度:0°C ~ 70°C 封裝/外殼:40-TQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN EP 包裝:托盤 安裝類型:表面貼裝
X9520B20I-AT1 功能描述:IC LASR CTRLR 3CHAN 5.5V 20TSSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 激光驅(qū)動器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:60 系列:- 類型:激光二極管驅(qū)動器 數(shù)據(jù)速率:- 通道數(shù):4 電源電壓:3.3V 電流 - 電源:- 電流 - 調(diào)制:- 電流 - 偏置:- 工作溫度:0°C ~ 70°C 封裝/外殼:40-TQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN EP 包裝:托盤 安裝類型:表面貼裝