- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376448 > X9520V20IA (Intersil Corporation) Triple DCP, POR,2kbit EEPROM Memory, Dual Voltage Monitors PDF資料下載
參數(shù)資料
| 型號： | X9520V20IA |
| 廠商： | Intersil Corporation |
| 英文描述： | Triple DCP, POR,2kbit EEPROM Memory, Dual Voltage Monitors |
| 中文描述： | 三氯酚，葡萄牙，2kbit EEPROM存儲器，雙電壓監(jiān)視器 |
| 文件頁數(shù)： | 8/33頁 |
| 文件大?。?/td> | 561K |
| 代理商： | X9520V20IA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
8
FN8206.0
March 8, 2005
WCR and NVM. Therefore, the new “wiper position” set-
ting is recalled into the WCR after V1 / Vcc of the X9520
has been powered down then powered back up
If WT is “0” then a DCP Volatile Write is performed. This
operation changes the DCP “wiper position” by writing
new data to the associated WCR only. The contents of
the associated NVM register remains unchanged. There-
fore, when V1 / Vcc to the device is powered down then
back up, the “wiper position” reverts to that last written to
the DCP using a nonvolatile write operation.
DCP Write Operation
A write to DCPx (x = 0,1,2) can be performed using the
three byte command sequence shown in Figure 9.
In order to perform a write operation on a particular DCP,
the Write Enable Latch (WEL) bit of the CONSTAT Reg-
ister must first be set (See “BL1, BL0: Block Lock protec-
tion bits - (Nonvolatile)” on page 13.)
The Slave Address Byte 10101110 specifies that a Write
to a DCP is to be conducted. An ACKNOWLEDGE is
returned by the X9520 after the Slave Address, if it has
been received correctly.
Next, an Instruction Byte is issued on SDA. Bits P1 and
P0 of the Instruction Byte determine which WCR is to be
written, while the WT bit determines if the Write is to be
volatile or nonvolatile. If the Instruction Byte format is
valid, another ACKNOWLEDGE is then returned by the
X9520.
Following the Instruction Byte, a Data Byte is issued to
the X9520 over SDA. The Data Byte contents is latched
into the WCR of the DCP on the first rising edge of the
clock signal, after the LSB of the Data Byte (D0) has
been issued on SDA (See Figure 34).
The Data Byte determines the “wiper position” (which
FET switch of the DCP resistive array is switched ON) of
the DCP. The maximum value for the Data Byte depends
upon which DCP is being addressed (see Table below).
Using a Data Byte larger than the values specified above
results in the “wiper terminal” being set to the highest tap
position. The “wiper position” does NOT roll-over to the
lowest tap position.
For DCP0 (64 Tap) and DCP2 (256 Tap), the Data Byte
maps one to one to the “wiper position” of the DCP
“wiper terminal”. Therefore, the Data Byte 00001111
(15
10
) corresponds to setting the “wiper terminal” to tap
position 15. Similarly, the Data Byte 00011100 (28
10
)
corresponds to setting the “wiper terminal” to tap position
28. The mapping of the Data Byte to “wiper position” data
for DCP1 (100 Tap), is shown in “APPENDIX 1” . An
example of a simple C language function which “trans-
lates” between the tap position (decimal) and the Data
Byte (binary) for DCP1, is given in “APPENDIX 2” .
WT
Description
0
Select a Volatile Write operation to be performed
on the DCP pointed to by bits P1 and P0
Select a Nonvolatile Write operation to be per-
formed on the DCP pointed to by bits P1 and P0
1
0
0
WT
0
0
0
P1
P0
WRITE TYPE
DCP SELECT
This bit has no effect when a Read operation is being performed.
I5
I6
I7
I4
I3
I2
I1
I0
Figure 8.
Instruction Byte Format
S
T
A
R
T
1
0
1
0
1
1
1
0
A
C
K
WT
0
0
0
0
0
P1 P0
A
C
K
S
T
O
P
A
C
K
D7
D6
D5
D4
D3
D2
D1
D0
SLAVE ADDRESS BYTE
INSTRUCTION BYTE
DATA BYTE
Figure 9.
DCP Write Command Sequence
P1 - P0
0
0
1
1
DCPx
x = 0
x = 1
x = 2
# Taps
64
100
256
Max. Data Byte
3Fh
Refer to Appendix 1
FFh
Reserved
0
1
0
1
X9520
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X9520V20IB | Triple DCP, POR,2kbit EEPROM Memory, Dual Voltage Monitors |
| X9522 | Laser Diode Control for Fiber Optic Modules |
| X9522B20I-A | Laser Diode Control for Fiber Optic Modules |
| X9522B20I-B | Laser Diode Control for Fiber Optic Modules |
| X9522V20I-A | Laser Diode Control for Fiber Optic Modules |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X9520V20I-A | 功能描述:IC 3 DCP 2K EE LASR CTRL 20TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 激光驅(qū)動器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:60 系列:- 類型:激光二極管驅(qū)動器 數(shù)據(jù)速率:- 通道數(shù):4 電源電壓:3.3V 電流 - 電源:- 電流 - 調(diào)制:- 電流 - 偏置:- 工作溫度:0°C ~ 70°C 封裝/外殼:40-TQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN EP 包裝:托盤 安裝類型:表面貼裝 |
| X9520V20I-AT1 | 功能描述:IC VOLT MON DUAL 2KBIT 20-TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 激光驅(qū)動器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:60 系列:- 類型:激光二極管驅(qū)動器 數(shù)據(jù)速率:- 通道數(shù):4 電源電壓:3.3V 電流 - 電源:- 電流 - 調(diào)制:- 電流 - 偏置:- 工作溫度:0°C ~ 70°C 封裝/外殼:40-TQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN EP 包裝:托盤 安裝類型:表面貼裝 |
| X9520V20I-AT2 | 功能描述:IC VOLT MON DUAL 2KBIT 20-TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 激光驅(qū)動器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:60 系列:- 類型:激光二極管驅(qū)動器 數(shù)據(jù)速率:- 通道數(shù):4 電源電壓:3.3V 電流 - 電源:- 電流 - 調(diào)制:- 電流 - 偏置:- 工作溫度:0°C ~ 70°C 封裝/外殼:40-TQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN EP 包裝:托盤 安裝類型:表面貼裝 |
| X9520V20IB | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Triple DCP, POR,2kbit EEPROM Memory, Dual Voltage Monitors |
| X9520V20I-B | 功能描述:IC 3 DCP 2K EE LASR CTRL 20TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 激光驅(qū)動器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:60 系列:- 類型:激光二極管驅(qū)動器 數(shù)據(jù)速率:- 通道數(shù):4 電源電壓:3.3V 電流 - 電源:- 電流 - 調(diào)制:- 電流 - 偏置:- 工作溫度:0°C ~ 70°C 封裝/外殼:40-TQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN EP 包裝:托盤 安裝類型:表面貼裝 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。