- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371305 > XA-G39 (NXP Semiconductors N.V.) XA 16-bit microcontroller family XA 16-bit microcontroller 32K FLASH/1K RAM, watchdog, 2 UARTs PDF資料下載
參數(shù)資料
| 型號： | XA-G39 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | XA 16-bit microcontroller family XA 16-bit microcontroller 32K FLASH/1K RAM, watchdog, 2 UARTs |
| 中文描述： | 的XA 16位微控制器系列的XA 16位微控制器32K的FLASH/1K內(nèi)存，看門狗，2個UART |
| 文件頁數(shù)： | 5/42頁 |
| 文件大?。?/td> | 217K |
| 代理商： | XA-G39 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
Philips Semiconductors
Preliminary data
XA-G39
XA 16-bit microcontroller family
32K Flash/1K RAM, watchdog, 2 UARTs
2002 Mar 13
5
PIN DESCRIPTION
MNEMONIC
PIN
NO.
TYPE
NAME AND FUNCTION
V
SS
1, 22
I
Ground:
0 V reference.
V
DD
23, 44
I
Power Supply:
This is the power supply voltage for normal, idle, and power down operation.
P0.0 – P0.7
43–36
I/O
Port 0:
Port 0 is an 8-bit I/O port with a user-configurable output type. Port 0 latches have 1s written to
them and are configured in the quasi-bidirectional mode during reset. The operation of port 0 pins as
inputs and outputs depends upon the port configuration selected. Each port pin is configured
independently. Refer to the section on I/O port configuration and the DC Electrical Characteristics for
details.
When the external program/data bus is used, Port 0 becomes the multiplexed low data/instruction byte and
address lines 4 through 11.
P1.0 – P1.7
2–9
I/O
Port 1:
Port 1 is an 8-bit I/O port with a user-configurable output type. Port 1 latches have 1s written to
them and are configured in the quasi-bidirectional mode during reset. The operation of port 1 pins as
inputs and outputs depends upon the port configuration selected. Each port pin is configured
independently. Refer to the section on I/O port configuration and the DC Electrical Characteristics for
details.
Port 1 also provides special functions as described below.
A0/WRH:
Address bit 0 of the external address bus when the external data bus is configured for
an 8 bit width. When the external data bus is configured for a 16 bit width, this pin
becomes the high byte write strobe.
A1:
Address bit 1 of the external address bus.
A2:
Address bit 2 of the external address bus.
A3:
Address bit 3 of the external address bus.
RxD1 (P1.4):
Receiver input for serial port 1.
TxD1 (P1.5):
Transmitter output for serial port 1.
T2 (P1.6):
Timer/counter 2 external count input/clockout.
T2EX (P1.7):
Timer/counter 2 reload/capture/direction control
2
O
3
4
5
6
7
8
9
O
O
O
I
O
I/O
I
P2.0 – P2.7
24–31
I/O
Port 2:
Port 2 is an 8-bit I/O port with a user-configurable output type. Port 2 latches have 1s written to
them and are configured in the quasi-bidirectional mode during reset. The operation of port 2 pins as
inputs and outputs depends upon the port configuration selected. Each port pin is configured
independently. Refer to the section on I/O port configuration and the DC Electrical Characteristics for
details.
When the external program/data bus is used in 16-bit mode, Port 2 becomes the multiplexed high
data/instruction byte and address lines 12 through 19. When the external program/data bus is used in 8-bit
mode, the number of address lines that appear on port 2 is user programmable.
P3.0 – P3.7
11,
13–19
I/O
Port 3:
Port 3 is an 8-bit I/O port with a user configurable output type. Port 3 latches have 1s written to
them and are configured in the quasi-bidirectional mode during reset. the operation of port 3 pins as inputs
and outputs depends upon the port configuration selected. Each port pin is configured independently.
Refer to the section on I/O port configuration and the DC Electrical Characteristics for details.
Port 3 also provides various special functions as described below.
RxD0 (P3.0):
Receiver input for serial port 0.
TxD0 (P3.1):
Transmitter output for serial port 0.
INT0 (P3.2):
External interrupt 0 input.
INT1 (P3.3):
External interrupt 1 input.
T0 (P3.4):
Timer 0 external input, or timer 0 overflow output.
T1/BUSW (P3.5):
Timer 1 external input, or timer 1 overflow output. The value on this pin is latched
as the external reset input is released and defines the default external data bus
width (BUSW). 0 = 8-bit bus and 1 = 16-bit bus.
WRL (P3.6):
External data memory low byte write strobe.
RD (P3.7):
External data memory read strobe.
11
13
14
15
16
17
I
O
I
I
I/O
I/O
18
19
O
O
RST
10
I
Reset:
A low on this pin resets the microcontroller, causing I/O ports and peripherals to take on their
default states, and the processor to begin execution at the address contained in the reset vector. Refer to
the section on Reset for details.
ALE
33
I/O
Address Latch Enable:
A high output on the ALE pin signals external circuitry to latch the address portion
of the multiplexed address/data bus. A pulse on ALE occurs only when it is needed in order to process a
bus cycle.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XA-G49 | XA 16-bit microcontroller family 64K FLASH/2K RAM, watchdog, 2 UARTs |
| XA-H3 | CMOS 16-bit highly integrated microcontroller |
| XA-H4 | Single-chip 16-bit microcontroller |
| XACA04SPEC0304 | CONTROL STATION 4WAY |
| XACA06SPEC0305 | CONTROL STATION 6WAY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XA-G49 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XA 16-bit microcontroller family 64K FLASH/2K RAM, watchdog, 2 UARTs |
| XAGU-50A | 制造商:Distributed By MCM 功能描述:Agu Fuses 50A, Package of 5 制造商:MCM 功能描述:AGU FUSES 50A 5 PACK |
| XAGU-60A | 制造商:Distributed By MCM 功能描述:Agu Fuses 60A, Package of 5 制造商:MCM 功能描述:AGU FUSES 60A 5 PACK |
| XAGU-80A | 制造商:Distributed By MCM 功能描述:Agu Fuses 80A, Package of 5 制造商:MCM 功能描述:AGU FUSES 80A 5 PACK |
| XA-H3 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS 16-bit highly integrated microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。