參數資料
型號: XC18V01PCG20C
廠商: Xilinx Inc
文件頁數: 5/24頁
文件大?。?/td> 0K
描述: IC PROM SERIAL CONFIG 1M 20-PLCC
標準包裝: 46
可編程類型: 系統(tǒng)內可編程
存儲容量: 1Mb
電源電壓: 3 V ~ 3.6 V
工作溫度: 0°C ~ 70°C
封裝/外殼: 20-LCC(J 形引線)
供應商設備封裝: 20-PLCC
包裝: 管件
產品目錄頁面: 601 (CN2011-ZH PDF)
其它名稱: 122-1463
XC18V00 Series In-System-Programmable Configuration PROMs
DS026 (v5.2) January 11, 2008
Product Specification
13
R
X-Ref Target - Figure 8
Figure 8: Configuring Multiple Devices with Identical Patterns in Master/Slave Serial,
Master/Slave SelectMAP, or Master/Slave Parallel Mode
XC18V00
PROM
First
PROM
(PROM 0)
VCCINT
VCCO
(2)
TDI
TMS
TCK
GND
D[0:7](3)
CLK
CE
CEO
OE/RESET
CF
TDO
Xilinx FPGA
Master
Serial/SelectMAP
Xilinx FPGA
Slave
Serial/SelectMAP
D[0:7]
(3)
CCLK
DONE
INIT_B (INIT)
PROG_B (PROGRAM)
TDI
TMS
TCK
GND
MODE PINS
(1)
TDO
4.7
k
Ω
4.7
k
Ω
(1)
VCCO
(2)
TDI
TMS
TCK
TDO
Notes:
1 For MODE pin connections and DONE pin pullup value, refer to the appropriate FPGA data sheet or user guide.
2 For compatible voltages, refer to the appropriate data sheet.
3 Serial modes do not require the D[1:7], RDWR_B, or CS_B pins to be connected.
4 External oscillator required if CLK is not supplied by an FPGA in Master mode. Refer to the appropriate FPGA data sheet.
D[0:7]
(3)
CCLK
DONE
INIT_B (INIT)
PROG_B (PROGRAM)
TDI
TMS
TCK
GND
XC18V00
PROM
Cascaded
PROM
(PROM 1)
VCCINT
VCCO
(2)
TDI
TMS
TCK
GND
D[0:7](3)
CLK
CE
CEO
OE/RESET
CF
TDO
MODE PINS
(1)
TDO
DS026_17_111207
RDWR_B
(3)
CS_B
(3)
RDWR_B
(3)
CS_B
(3)
VCCO VCCINT
External (4)
Oscillator
8
相關PDF資料
PDF描述
VI-23Z-CV CONVERTER MOD DC/DC 2V 60W
XC18V01SOG20C IC PROM SERIAL CONFIG 1M 20-SOIC
VI-BNH-EU-B1 CONVERTER MOD DC/DC 52V 200W
XCF16PVOG48C IC PROM SRL 1.8V 16M GATE 48TSOP
GRM1885C1H911JA01D CAP CER 910PF 50V 5% NP0 0603
相關代理商/技術參數
參數描述
XC18V01PCG20C0100 制造商:Xilinx 功能描述:
XC18V01PCG20C0936 制造商:Xilinx 功能描述:XLXXC18V01PCG20C0936 IC SYSTEM GATE
XC18V01PCG20C4118 制造商:Xilinx 功能描述:
XC18V01S020I 制造商:Xilinx 功能描述:
XC18V01SO20 制造商:XILINX 制造商全稱:XILINX 功能描述:In-System Programmable Configuration PROMs