- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19477 > XC2C256-7CPG132I (Xilinx Inc)IC CR-II CPLD 256MCELL 132CSBGA PDF資料下載
參數(shù)資料
| 型號： | XC2C256-7CPG132I |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 10/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CR-II CPLD 256MCELL 132CSBGA |
| 標準包裝： | 360 |
| 系列： | CoolRunner II |
| 可編程類型： | 系統(tǒng)內(nèi)可編程 |
| 最大延遲時間 tpd(1)： | 6.7ns |
| 電壓電源 - 內(nèi)部： | 1.7 V ~ 1.9 V |
| 邏輯元件/邏輯塊數(shù)目： | 16 |
| 宏單元數(shù)： | 256 |
| 門數(shù)： | 6000 |
| 輸入/輸出數(shù)： | 106 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 132-TFBGA，CSPBGA |
| 供應商設備封裝： | 132-CSPBGA（8x8） |
| 包裝： | 托盤 |
| 配用： | 122-1573-ND - KIT STARTER COOLRUNNER-II LP/LC 122-1512-ND - KIT DESIGN CPLD W/BATT HOLDER |
CoolRunner-II CPLD Family
DS090 (v3.1) September 11, 2008
3
Product Specification
R
CoolRunner-II CPLD I/O standards.)
Architecture Description
CoolRunner-II CPLD is a highly uniform family of fast, low
power CPLDs. The underlying architecture is a traditional
CPLD architecture combining macrocells into Function
Blocks (FBs) interconnected with a global routing matrix,
the Xilinx Advanced Interconnect Matrix (AIM). The FBs use
a Programmable Logic Array (PLA) configuration which
allows all product terms to be routed and shared among any
of the macrocells of the FB. Design software can efficiently
synthesize and optimize logic that is subsequently fit to the
FBs and connected with the ability to utilize a very high per-
centage of device resources. Design changes are easily
and automatically managed by the software, which exploits
the 100% routability of the Programmable Logic Array within
each FB. This extremely robust building block delivers the
industry’s highest pinout retention, under very broad design
conditions. The architecture is explained in more detail with
the discussion of the underlying FBs, logic and intercon-
nect.
The design software automatically manages these device
resources so that users can express their designs using
completely generic constructs without knowledge of these
architectural details. More advanced users can take advan-
tage of these details to more thoroughly understand the
software’s choices and direct its results.
Figure 1 shows the high-level architecture whereby FBs
attach to pins and interconnect to each other within the
internal interconnect matrix. Each FB contains 16 macro-
cells. The BSC path is the JTAG Boundary Scan Control
Table 4: CoolRunner-II CPLD Family Features
XC2C32A
XC2C64A
XC2C128
XC2C256
XC2C384
XC2C512
IEEE 1532
I/O banks
2
4
Clock division
-
DualEDGE
Registers
DataGATE
-
LVTTL
LVCMOS33, 25,
18, and 15(1)
SSTL2_1
-
SSTL3_1
-
HSTL_1
-
Configurable
ground
Quadruple data
security
Open drain outputs
Hot plugging
Schmitt Inputs
1.
LVCMOS15 requires the use of Schmitt-trigger inputs.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EEM08DRUH | CONN EDGECARD 16POS DIP .156 SLD |
| ESM02DRKN | CONN EDGECARD 4POS DIP .156 SLD |
| LP2980IBPX-5.0/NOPB | IC REG LDO 5V 50MA 5MICROSMD |
| 171-015-113R001 | CONN DB15 MALE DIP SOLDER NICKEL |
| XC95288XL-10PQ208I | IC CPLD 288MCELL 10NS 208PQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC2C256-7FT256C | 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 6K GATES 256 MCRCLLS 300MHZ 0.18UM 1.8V 2 - Trays 制造商:Xilinx 功能描述:IC SYSTEM GATE 制造商:Xilinx 功能描述:IC CR-II CPLD 256MCELL 256-BGA |
| XC2C2567FT256I | 制造商:XILINX 功能描述:New |
| XC2C256-7FT256I | 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 6K GATES 256 MCRCLLS 300MHZ 0.18UM 1.8V 2 - Trays 制造商:Xilinx 功能描述:IC SYSTEM GATE 制造商:Xilinx 功能描述:IC CR-II CPLD 256MCELL 256-BGA |
| XC2C2567FTG256C | 制造商:XILINX 功能描述:Pb Free |
| XC2C256-7FTG256C | 功能描述:IC CR-II CPLD 256MCELL 256-BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD（復雜可編程邏輯器件） 系列:CoolRunner II 標準包裝:90 系列:ispMACH® 4A 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時間 tpd(1):7.5ns 電壓電源 - 內(nèi)部:4.75 V ~ 5.25 V 邏輯元件/邏輯塊數(shù)目:- 宏單元數(shù):64 門數(shù):- 輸入/輸出數(shù):48 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:100-LQFP 供應商設備封裝:100-TQFP（14x14） 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復。