參數(shù)資料
型號: XC3030L-8VQ64I
廠商: Xilinx Inc
文件頁數(shù): 24/76頁
文件大?。?/td> 0K
描述: IC FPGA I-TEMP 3.3V 64-VQFP
產(chǎn)品變化通告: XC3000(L) Discontinuation 01/Feb/2003
標(biāo)準(zhǔn)包裝: 160
系列: XC3000A/L
LAB/CLB數(shù): 100
RAM 位總計(jì): 22176
輸入/輸出數(shù): 54
門數(shù): 2000
電源電壓: 3 V ~ 3.6 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 64-TQFP
供應(yīng)商設(shè)備封裝: 64-VQFP(10x10)
R
XC3000 Series Field Programmable Gate Arrays
7-32
November 9, 1998 (Version 3.1)
Notes:
1. The max limit of CCLK Low time is caused by dynamic circuitry inside the FPGA.
2. Configuration must be delayed until the INIT of all FPGAs is High.
3. At power-up, VCC must rise from 2.0 V to VCC min in less than 25 ms. If this is not possible, configuration can be delayed by
holding RESET Low until VCC has reached 4.0 V (2.5 V for the XC3000L). A very long VCC rise time of >100 ms, or a
non-monotonically rising VCC may require a >6-s High level on RESET, followed by a >6-s Low level on RESET and D/P
after VCC has reached 4.0 V (2.5 V for the XC3000L).
Figure 30: Slave Serial Mode Programming Switching Characteristics
4 TCCH
Bit n
Bit n + 1
Bit n
Bit n - 1
3 TCCO
5 TCCL
2 TCCD
1 TDCC
DIN
CCLK
DOUT
(Output)
X5379
Description
Symbol
Min
Max
Units
CCLK
To DOUT
DIN setup
DIN hold
High time
Low time (Note 1)
Frequency
3
1
2
4
5
TCCO
TDCC
TCCD
TCCH
TCCL
FCC
60
0
0.05
100
5.0
10
ns
s
MHz
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
ASM43DTMI CONN EDGECARD 86POS R/A .156 SLD
ASM43DTBI CONN EDGECARD 86POS R/A .156 SLD
XC3030L-8VQ64C IC FPGA C-TEMP 3.3V 64-VQFP
XC2S30-5PQ208I IC FPGA 2.5V I-TEMP 208-PQFP
XC2S30-5PQ208C IC FPGA 2.5V 216 CLB'S 208-PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3042 制造商:Xilinx 功能描述:
XC3042-100CB100B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
XC3042-100CB100C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
XC3042-100CB100M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
XC3042-100CQ100C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)