參數(shù)資料
型號: XC4VFX12-11SFG363I
廠商: Xilinx Inc
文件頁數(shù): 33/58頁
文件大?。?/td> 0K
描述: IC FPGA VIRTEX-4 FX 12K 363FCBGA
標準包裝: 90
系列: Virtex®-4 FX
LAB/CLB數(shù): 1368
邏輯元件/單元數(shù): 12312
RAM 位總計: 663552
輸入/輸出數(shù): 240
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 363-FBGA,F(xiàn)CBGA
供應商設備封裝: 363-FCBGA(17x17)
配用: HW-V4-ML403-UNI-G-ND - EVALUATION PLATFORM VIRTEX-4
Virtex-4 FPGA Data Sheet: DC and Switching Characteristics
DS302 (v3.7) September 9, 2009
Product Specification
39
CLKOUT_FREQ_FX_HF_MS_MIN
CLKFX, CLKFX180
210
MHz
CLKOUT_FREQ_FX_HF_MS_MAX
350
315
300
MHz
Input Clocks (High Frequency Mode)
CLKIN_FREQ_DLL_HF_MS_MIN(6)
CLKIN (using DLL outputs only)(1,3,4,5)
150
MHz
CLKIN_FREQ_DLL_HF_MS_MAX
500
450
400
MHz
CLKIN_FREQ_FX_HF_MS_MIN
CLKIN (using DFS outputs)(2,3,4)
50
MHz
CLKIN_FREQ_FX_HF_MS_MAX(6)
350
315
300
MHz
PSCLK_FREQ_HF_MS_MIN
PSCLK
111
KHz
PSCLK_FREQ_HF_MS_MAX
500
450
400
MHz
Notes:
1.
DLL outputs are used in these instances to describe the outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV.
2.
DFS outputs are used in these instances to describe the outputs: CLKFX and CLKFX180.
3.
When using the DCMs CLKIN_DIVIDE_BY_2 attribute these values should be doubled.
4.
When using a CLKIN frequency > 400 MHz and the DCMs CLKIN_DIVIDE_BY_2 attribute, the CLKIN duty cycle must be within ±5% (45/55 to
55/45).
5.
The DCM must be reset if the clock input clock stops for more than 100 ms.
6.
These values also apply when using both DLL and DFS outputs.
Table 45: Operating Frequency Ranges for DCM in Maximum Speed (MS) Mode (Continued)
Symbol
Description
Speed Grade
Units
-12
-11
-10
Table 46: Operating Frequency Ranges for DCM in Maximum Range (MR) Mode
Symbol
Description
Speed Grade
Units
-12
-11
-10
Outputs Clocks (Low Frequency Mode)
CLKOUT_FREQ_1X_LF_MR_MIN
CLK0, CLK90, CLK180, CLK270
19
MHz
CLKOUT_FREQ_1X_LF_MR_MAX
40
36
32
MHz
CLKOUT_FREQ_2X_LF_MR_MIN
CLK2X, CLK2X180
38
MHz
CLKOUT_FREQ_2X_LF_MR_MAX
80
72
64
MHz
CLKOUT_FREQ_DV_LF_MR_MIN
CLKDV
1.2
MHz
CLKOUT_FREQ_DV_LF_MR_MAX
26.7
24
21.3
MHz
CLKOUT_FREQ_FX_LF_MR_MIN
CLKFX, CLKFX180
19
MHz
CLKOUT_FREQ_FX_LF_MR_MAX
40
36
32
MHz
Input Clocks (Low Frequency Mode)
CLKIN_FREQ_DLL_LF_MR_MIN
CLKIN (using DLL outputs)(1,3,4,5,6)
19
MHz
CLKIN_FREQ_DLL_LF_MR_MAX
40
36
32
MHz
CLKIN_FREQ_FX_LF_MR_MIN
CLKIN (using DFS outputs only)(2,3,4)
111
MHz
CLKIN_FREQ_FX_LF_MR_MAX
35
32
28
MHz
PSCLK_FREQ_LF_MR_MIN
PSCLK
111
KHz
PSCLK_FREQ_LF_MR_MAX
262.50
236.30
210.00
MHz
Notes:
1.
DLL Outputs are used in these instances to describe the outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV.
2.
DFS Outputs are used in these instances to describe the outputs: CLKFX and CLKFX180.
3.
When using the DCMs CLKIN_DIVIDE_BY_2 attribute these values should be doubled.
4.
When using a CLKIN frequency > 400 MHz and the DCMs CLKIN_DIVIDE_BY_2 attribute, the CLKIN duty cycle must be within ±5% (45/55 to
55/45).
5.
The DCM must be reset if the clock input clock stops for more than 100 ms.
6.
These values also apply when using both DLL and DFS outputs.
相關PDF資料
PDF描述
HMC60DREN-S13 CONN EDGECARD 120PS .100 EXTEND
HMC60DREH-S13 CONN EDGECARD 120PS .100 EXTEND
ACC50DRST-S273 CONN EDGECARD 100PS DIP .100 SLD
XC6SLX150T-N3FGG676C IC FPGA SPARTAN-6 676FBGA
XC6SLX150T-2FGG676C IC FPGA SPARTAN 6 147K 676FGGBGA
相關代理商/技術參數(shù)
參數(shù)描述
XC4VFX12-12FF668C 制造商:Xilinx 功能描述:FPGA VIRTEX-4 12312 CELLS 90NM 1.2V 668FCBGA - Trays
XC4VFX12-12FFG668C 功能描述:IC FPGA VIRTEX-4 FX 12K 668FCBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-4 FX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC4VFX12-12SF363C 制造商:Xilinx 功能描述:FPGA VIRTEX-4 12312 CELLS 90NM 1.2V 363FCBGA - Trays
XC4VFX12-12SFG363C 功能描述:IC FPGA VIRTEX-4 FX 12K 363FCBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-4 FX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC4VFX140 制造商:XILINX 制造商全稱:XILINX 功能描述:DC and Switching Characteristics