參數(shù)資料
型號: XC4VFX20-10FFG672I
廠商: Xilinx Inc
文件頁數(shù): 8/9頁
文件大?。?/td> 0K
描述: IC FPGA VIRTEX-4 FX 20K 672-FBGA
標(biāo)準(zhǔn)包裝: 1
系列: Virtex®-4 FX
LAB/CLB數(shù): 2136
邏輯元件/單元數(shù): 19224
RAM 位總計: 1253376
輸入/輸出數(shù): 320
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 672-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 672-FCBGA(27x27)
配用: HW-V4-ML405-UNI-G-ND - EVALUATION PLATFORM VIRTEX-4
Virtex-4 Family Overview
DS112 (v3.1) August 30, 2010
Product Specification
8
R
Virtex-4 Documentation
Complete and up-to-date documentation of the Virtex-4
family of FPGAs is available on the Xilinx web site. In addi-
tion to the most recent Virtex-4 Family Overview, the follow-
ing files are also available for download:
This data sheet contains the DC and Switching Characteris-
tic specifications for the Virtex-4 family.
This guide includes chapters on:
Clocking Resources
Digital Clock Manager (DCM)
Phase-Matched Clock Dividers (PMCD)
Block RAM and FIFO memory
Configurable Logic Blocks (CLBs)
SelectIO Resources
SelectIO Logic Resources
Advanced SelectIO Logic Resources
This guide describes the DSP48 slice and includes refer-
ence designs for using DSP48 math functions and various
FIR filters.
This all-encompassing configuration guide includes chap-
ters on configuration interfaces (serial and SelectMAP), bit-
stream encryption, Boundary-Scan and JTAG configuration,
and reconfiguration techniques.
This specification includes the tables for device/package
combinations and maximum I/Os, pin definitions, pinout
tables, pinout diagrams, mechanical drawings, and thermal
specifications.
This guide describes PCB guidelines for the Virtex-4 family.
It covers SelectIO signaling, RocketIO signaling, power dis-
tribution systems, PCB breakout, and parts placement.
This guide describes the RocketIO Multi-Gigabit Transceiv-
ers available in the Virtex-4 FX family.
This guide describes the Embedded Tri-Mode Ethernet
Media Access Controller available in the Virtex-4 FX family.
This guide is updated to include the PowerPC 405 proces-
sor block available in the Virtex-4 FX family.
Revision History
The following table shows the revision history for this document.
Date
Version
Revision
08/02/04
1.0
Initial Xilinx release. Printed Handbook version.
09/10/04
1.1
Typographical edits.
12/08/04
1.2
Removed System Monitor and ADC references.
Edited Ethernet MAC section.
03/26/05
1.3
Removed legacy CLB reference and typographical edits.
Edited serial transceiver sections.
In Table 2 added FFG Pb-Free packages.
06/17/05
1.4
Added note to Table 2 for SparseChevron pinouts.
02/10/06
1.5
Removed FCRAM-II support.
Added note 3 to Table 1.
Revised the CLB numbers for XC4VFX40 devices in Table 1.
Added stepping to order information example in Figure 1.
10/10/06
1.6
Changed maximum transceiver rate to 6.5 Gb/s.
Removed FF1760 package from Table 2.
01/23/07
2.0
Revision number jumped to 2.0 to correlate to data sheet (DS302) major revision.
Table 1: Corrected typo: XC4VFX40 number of slices = 18,624.
Table 2: Added column for FF676 package. Rewrote table footnotes.
相關(guān)PDF資料
PDF描述
XC2V1500-4FGG676C IC VIRTEX-II FPGA 1.5M 676-FBGA
XC2V1000-4FG456I IC FPGA VIRTEX-II 456FGBGA
AGM40DTAD CONN EDGECARD 80POS R/A .156 SLD
GCB106DHAR-S621 CONN EDGECARD 212PS R/A .050 SLD
AMM22DTMT-S664 CONN EDGECARD 44POS R/A .156
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC4VFX20-11FF672C 制造商:Xilinx 功能描述:FPGA VIRTEX-4 19224 CELLS 90NM 1.2V 672FCBGA - Trays
XC4VFX20-11FF672CES1 制造商:Xilinx 功能描述:
XC4VFX20-11FF672CES4 制造商:Xilinx 功能描述:
XC4VFX20-11FF672CES4S 制造商:Xilinx 功能描述:
XC4VFX20-11FF672I 功能描述:IC FPGA VIRTEX-4FX 672FFBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-4 FX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5