參數(shù)資料
型號： XC4VLX25-10SFG363C
廠商： Xilinx Inc
文件頁數(shù)： 49/58頁
文件大?。?/td> 0K
描述： IC FPGA VIRTEX-4 24K 363-FCBGA
標準包裝： 90
系列： Virtex®-4 LX
LAB/CLB數(shù)： 2688
邏輯元件/單元數(shù)： 24192
RAM 位總計： 1327104
輸入/輸出數(shù)： 240
電源電壓： 1.14 V ~ 1.26 V
安裝類型： 表面貼裝
工作溫度： 0°C ~ 85°C
封裝/外殼： 363-FBGA，F(xiàn)CBGA
供應(yīng)商設(shè)備封裝： 363-FCBGA（17x17）
配用： 807-1004-ND - DAUGHTER CARD WITH VIRTEX-4
122-1523-ND - EVALUATION PLATFORM VIRTEX-4
其它名稱： 122-1489
Virtex-4 FPGA Data Sheet: DC and Switching Characteristics
DS302 (v3.7) September 9, 2009
Product Specification
53
Revision History
The following table shows the revision history for this document.
Date
Version
Revisions
08/02/04
1.0
Initial Xilinx release. Printed Handbook version.
09/09/04
1.1
Edits in Tables 12, 13, 18, 19, 20, 22, 26, 28, 37, and 38. Removed Table 39.
01/18/05
1.2
Added parameters to Tables 4 and 5. Removed System Monitor and ADC parameters.
02/01/05
1.3
Changed parameters in Tables 1, 2, 3, 7, and 11. Added Interface Performance
Characteristics section. Added Switching Characteristics section and Table 14. Added
parameters to the following tables: 4–6, 14, 16–30, 32–40, and 46.
02/24/05
1.4
Changed the notes in Table 2. Added Set/Reset parameters to Table 32 and Table 33.
Changed description in Table 35. Changed Set/Reset in Table 37. Changed PSCLK units in
Table 45. Added parameters to Table 46. Changed DCM_TAP_MS_MIN in Table 50.
05/19/05
1.5
Added RocketIO and PowerPC parameters to Table 1, Table 2, and Table 3. Removed
conditions from VIDIFF and VICM in Table 9. Revised Table 13. Added RocketIO DC Input
RocketIO Switching Characteristics section. Removed Table 31 from version 1.4.
Revised Table 35. Along with changes to Table 43 and Table 50, there are three new
requirements to ensure maximum operating frequencies for the DCM. Added parameters to
06/17/05
1.6
Revised VIN and VTS in Table 1 and Note 4. Revised typical PCPU specification in Table 3.
Revised symbols and values in the Processor tables: Table 16 through Table 22. Revised
TDCREF in Table 24. Corrected the CLKOUT_FREQ_FX_HF_MS_MIN in Table 45, the
CLKOUT_FREQ_FX_LF_MR_MIN in Table 46, and the “Input Clock Period Jitter” in
Table 47. Corrected units in Table 59.
06/27/05
1.7
Changed VIL and VIH for LVCMOS15 in Table 7. Revised Table 14. Replaced value for VEYE
XC4VLX160-FF1513 in Table 60. Added values for -12 speed specifications to most of the
tables. Revised the -10 and -11 speeds in most of the switching characteristics tables.
08/06/05
1.8
Updated to speed specification v1.56. Added VCC_CONFIG note to Table 2. Clarified design
information in Table 13. Corrected TPROGRAM in Table 43. Added DRP configuration timing
for DCMs to Table 43. Added global clock tree maximum frequency to Table 44. Corrected
CLKOUT_FREQ_FX_LF_MS_MIN in Table 45. Added footnotes 3 and 4 to Table 45 and
Table 46. Added more data to the TCKSKEW in Table 59.
08/29/05
1.9
Corrected VOCM in Table 8. Revised Table 11. Added RocketIO MGT Clock DC Input
Levels to Table 12. Revised SFI-4.1 performance values in Table 13. Added software tools
requirements ISE7.1i SP4, to description above Table 14. Added -11X speed grade to
Table 14 and Table 23. Edited Table 15 and Table 16. Edited Table 24. Added note 2 to
Table 25, and moved RXOOBVDPP to Table 12. Added conditions to TDJ and TRJ in
Table 26. Moved TXOOBVDPP to Table 12. Added RSDS to Table 27. Added note 4 to
09/28/05
1.10
Table 2: Removed Note 1. Recommended maximum voltage drop for VCCAUX is 10 mV/ms.
相關(guān)PDF資料
PDF描述
FMC20DRAI CONN EDGECARD 40POS R/A .100 SLD
ASM43DRMI CONN EDGECARD 86POS .156 SQ WW
AMM25DTMT-S189 CONN EDGECARD 50POS R/A .156 SLD
AMM25DTBT-S189 CONN EDGECARD 50POS R/A .156 SLD
AMM25DTAT-S189 CONN EDGECARD 50POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC4VLX25-10SFG363I 功能描述:IC FPGA VIRTEX-4 LX 25K 363FCBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Virtex®-4 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC4VLX25-11FF668C 功能描述:IC FPGA VIRTEX-4 24K 668-FCBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Virtex®-4 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC4VLX25-11FF668CES 制造商:Xilinx 功能描述:
XC4VLX25-11FF668I 功能描述:IC FPGA VIRTEX-4LX 668FFBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Virtex®-4 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC4VLX25-11FFG668C 功能描述:IC FPGA VIRTEX-4 24K 668-FCBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Virtex®-4 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*