參數(shù)資料
型號(hào): XC5202-6PC84C
廠商: Xilinx Inc
文件頁(yè)數(shù): 44/73頁(yè)
文件大?。?/td> 0K
描述: IC FPGA 64 CLB'S 84-PLCC
產(chǎn)品變化通告: XC1700 PROMs,XC5200,HQ,SCD Parts Discontinuation 19/Jul/2010
標(biāo)準(zhǔn)包裝: 15
系列: XC5200
LAB/CLB數(shù): 64
邏輯元件/單元數(shù): 256
輸入/輸出數(shù): 65
門數(shù): 3000
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 84-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 84-PLCC
其它名稱: 122-1131
R
November 5, 1998 (Version 5.2)
7-131
XC5200 Series Field Programmable Gate Arrays
7
XC5200 IOB Switching Characteristic Guidelines
Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100%
functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark
timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more
detailed, more precise, and more up-to-date timing information, use the values provided by the timing calculator and used
in the simulator.
Speed Grade
-6
-5
-4
-3
Description
Symbol
Max
(ns)
Max
(ns)
Max
(ns)
Max
(ns)
Input
Propagation Delays from CMOS or TTL Levels
Pad to I (no delay)
T
PI
5.7
5.0
4.8
3.3
Pad to I (with delay)
T
PID
11.4
10.2
9.5
Output
Propagation Delays to CMOS or TTL Levels
Output (O) to Pad (fast)
T
OPF
4.6
4.5
3.5
Output (O) to Pad (slew-limited)
T
OPS
9.5
8.4
8.0
5.0
From clock (CK) to output pad (fast), using direct connect between Q
and output (O)
T
OKPOF
10.1
9.3
8.3
7.5
From clock (CK) to output pad (slew-limited), using direct connect be-
tween Q and output (O)
T
OKPOS
14.9
13.1
11.8
10.0
3-state to Pad active (fast)
T
TSONF
5.6
5.2
4.9
4.6
3-state to Pad active (slew-limited)
T
TSONS
10.4
9.0
8.3
6.0
Internal GTS to Pad active
T
GTS
17.7
15.9
14.7
13.5
Note: 1. Timing is measured at pin threshold, with 50-pF external capacitance loads. Slew-limited output rise/fall times are
approximately two times longer than fast output rise/fall times.
2. Unused and unbonded IOBs are configured by default as inputs with internal pull-up resistors.
3. Timing is based upon the XC5215 device. For other devices, see Timing Calculator.
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
FMC31DRXH CONN EDGECARD 62POS DIP .100 SLD
XC4036XL-2HQ240C IC FPGA 1296 CLB'S 240-HQFP
ABB60DHAS-S793 CONN EDGECARD 120POS R/A .05 REV
IDT71V424S12YG IC SRAM 4MBIT 12NS 36SOJ
FMM24DSEI-S13 CONN EDGECARD 48POS .156 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC5202-6PC84I 制造商:Xilinx 功能描述:
XC5202-6PG156C 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays
XC5202-6PG191C 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays
XC5202-6PG223C 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays
XC5202-6PG299C 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays