參數(shù)資料
型號(hào)： XC5202-6PQ100C
廠商： Xilinx Inc
文件頁(yè)數(shù)： 26/73頁(yè)
文件大?。?/td> 0K
描述： IC FPGA 64 CLB'S 100-PQFP
產(chǎn)品變化通告： XC1700 PROMs,XC5200,HQ,SCD Parts Discontinuation 19/Jul/2010
標(biāo)準(zhǔn)包裝： 66
系列： XC5200
LAB/CLB數(shù)： 64
邏輯元件/單元數(shù)： 256
輸入/輸出數(shù)： 81
門數(shù)： 3000
電源電壓： 4.75 V ~ 5.25 V
安裝類型： 表面貼裝
工作溫度： 0°C ~ 85°C
封裝/外殼： 100-BQFP
供應(yīng)商設(shè)備封裝： 100-QFP（14x20）
其它名稱： 122-1132
R
XC5200 Series Field Programmable Gate Arrays
7-114
November 5, 1998 (Version 5.2)
Configuration Timing
The seven configuration modes are discussed in detail in
this section. Timing specifications are included.
Slave Serial Mode
In Slave Serial mode, an external signal drives the CCLK
input of the FPGA. The serial configuration bitstream must
be available at the DIN input of the lead FPGA a short
setup time before each rising CCLK edge.
The lead FPGA then presents the preamble data—and all
data that overflows the lead device—on its DOUT pin.
There is an internal delay of 0.5 CCLK periods, which
means that DOUT changes on the falling CCLK edge, and
the next FPGA in the daisy chain accepts data on the sub-
sequent rising CCLK edge.
shows
a
full
master/slave
system.
An
XC5200-Series device in Slave Serial mode should be con-
nected as shown in the third device from the left.
Slave Serial mode is selected by a <111> on the mode pins
(M2, M1, M0). Slave Serial is the default mode if the mode
pins are left unconnected, as they have weak pull-up resis-
tors during configuration.
Note:
Configuration must be delayed until the INIT pins of all daisy-chained FPGAs are High.
Figure 29: Slave Serial Mode Programming Switching Characteristics
XC5200
MASTER
SERIAL
Spartan,
XC4000E/EX,
XC5200
SLAVE
XC3100A
SLAVE
XC1700E
PROGRAM
NOTE:
M2, M1, M0 can be shorted
to Ground if not used as I/O
NOTE:
M2, M1, M0 can be shorted
to VCC if not used as I/O
M2
M0 M1
DOUT
CCLK
CLK
VCC
+5 V
DATA
CE
CEO
VPP
RESET/OE
DONE
DIN
LDC
INIT
DONE
PROGRAM
D/P
INIT
RESET
CCLK
DIN
CCLK
DIN
DOUT
M2
M0 M1
M1
PWRDN
M0
M2
(Low Reset Option Used)
4.7 K
3.3 K
3.3 K
3.3 K
3.3 K
3.3 K
3.3 K
VCC
X9003_01
N/C
Figure 28: Master/Slave Serial Mode Circuit Diagram
4 TCCH
Bit n
Bit n + 1
Bit n
Bit n - 1
3 TCCO
5 TCCL
2 TCCD
1 TDCC
DIN
CCLK
DOUT
(Output)
X5379
Description
Symbol
Min
Max
Units
CCLK
DIN setup
1
TDCC
20
ns
DIN hold
2
TCCD
0ns
DIN to DOUT
3
TCCO
30
ns
High time
4
TCCH
45
ns
Low time
5
TCCL
45
ns
Frequency
FCC
10
MHz
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
A1225A-1PQG100C IC FPGA 2500 GATES 100-PQFP COM
A1225A-PQ100I IC FPGA 2500 GATES 100-PQFP IND
HMC65DRES-S93 CONN EDGECARD 130PS .100 EYELET
FMC31DRXN CONN EDGECARD 62POS DIP .100 SLD
XC5202-6PC84C IC FPGA 64 CLB'S 84-PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC5202-6PQ100C0100 制造商:Xilinx 功能描述:
XC5202-6PQ100I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
XC5202-6PQ160C 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays
XC5202-6PQ208C 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays
XC5202-6PQ240C 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*