參數(shù)資料
型號: XC5204-6TQ144C
廠商: Xilinx Inc
文件頁數(shù): 23/73頁
文件大?。?/td> 0K
描述: IC FPGA 120 CLB'S 144-TQFP
產(chǎn)品變化通告: XC1700 PROMs,XC5200,HQ,SCD Parts Discontinuation 19/Jul/2010
標準包裝: 60
系列: XC5200
LAB/CLB數(shù): 120
邏輯元件/單元數(shù): 480
輸入/輸出數(shù): 117
門數(shù): 6000
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 144-LQFP
供應(yīng)商設(shè)備封裝: 144-TQFP(20x20)
其它名稱: 122-1136
R
November 5, 1998 (Version 5.2)
7-85
XC5200 Series Field Programmable Gate Arrays
7
XC3000 family: XC5200 devices support an additional pro-
gramming mode: Peripheral Synchronous.
XC3000 family: The XC5200 family does not support
Power-down, but offers a Global 3-state input that does not
reset any flip-flops.
XC3000 family: The XC5200 family does not provide an
on-chip crystal oscillator amplifier, but it does provide an
internal oscillator from which a variety of frequencies up to
12 MHz are available.
Architectural Overview
Figure 1 presents a simplified, conceptual overview of the
XC5200 architecture. Similar to conventional FPGAs, the
XC5200 family consists of programmable IOBs, program-
mable logic blocks, and programmable interconnect. Unlike
other FPGAs, however, the logic and local routing
resources of the XC5200 family are combined in flexible
VersaBlocks (Figure 2). General-purpose routing connects
to the VersaBlock through the General Routing Matrix
(GRM).
VersaBlock: Abundant Local Routing Plus
Versatile Logic
The basic logic element in each VersaBlock structure is the
Logic Cell, shown in Figure 3. Each LC contains a 4-input
function generator (F), a storage device (FD), and control
logic. There are five independent inputs and three outputs
to each LC. The independence of the inputs and outputs
allows the software to maximize the resource utilization
within each LC. Each Logic Cell also contains a direct
feedthrough path that does not sacrifice the use of either
the function generator or the register; this feature is a first
for FPGAs. The storage device is configurable as either a D
flip-flop or a latch. The control logic consists of carry logic
for fast implementation of arithmetic functions, which can
also be configured as a cascade chain allowing decode of
very wide input functions.
Figure 1: XC5200 Architectural Overview
Figure 2: VersaBlock
Figure 3: XC5200 Logic Cell (Four LCs per CLB)
X4955
GRM
Input/Output Blocks (IOBs)
Versa-
Block
GRM
Versa-
Block
VersaRing
GRM
Versa-
Block
GRM
Versa-
Block
GRM
Versa-
Block
GRM
Versa-
Block
GRM
Versa-
Block
GRM
Versa-
Block
GRM
Versa-
Block
VersaRing
X5707
CLB
Direct Connects
TS
GRM
LIM
4
LC3
LC2
LC1
LC0
4
44
24
X4956
F4
F3
F
FD
F2
F1
DQ
X
DO
DI
CO
CI
CE CK
CLR
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
AMM28DTBT-S189 CONN EDGECARD 56POS R/A .156 SLD
IDT71V3557S85PFG8 IC SRAM 4MBIT 85NS 100TQFP
AMM28DTAT-S189 CONN EDGECARD 56POS R/A .156 SLD
IDT71V3557S80PFG8 IC SRAM 4MBIT 80NS 100TQFP
HSC60DRYI-S93 CONN EDGECARD 120PS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC5204-6TQ144I 制造商:Xilinx 功能描述:
XC5204-6TQ176C 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays
XC5204-6VQ100C 功能描述:IC FPGA 120 CLB'S 100-VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:XC5200 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標準包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
XC5204-6VQ100I 制造商:Xilinx 功能描述:
XC5204-6VQ64C 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays