T<" />
參數(shù)資料
型號(hào): XC5VLX50-3FF1153C
廠商: Xilinx Inc
文件頁(yè)數(shù): 17/91頁(yè)
文件大?。?/td> 0K
描述: IC FPGA VIRTEX-5 50K 1153FBGA
標(biāo)準(zhǔn)包裝: 1
系列: Virtex®-5 LX
LAB/CLB數(shù): 3600
邏輯元件/單元數(shù): 46080
RAM 位總計(jì): 1769472
輸入/輸出數(shù): 560
電源電壓: 0.95 V ~ 1.05 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 1153-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 1153-FCBGA(35x35)
配用: 568-5088-ND - BOARD DEMO DAC1408D750
HW-V5-ML561-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
HW-V5-ML550-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
HW-V5-ML521-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
HW-AFX-FF1153-500-G-ND - BOARD DEV VIRTEX 5 FF1153
HW-V5GBE-DK-UNI-G-ND - KIT DEV V5 LXT GIGABIT ETHERNET
122-1508-ND - EVALUATION PLATFORM VIRTEX-5
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
24
TJ3.75
Total Jitter(2)
3.75 Gb/s
0.34
UI
DJ3.75
Deterministic Jitter(2)
0.16
UI
TJ3.2
Total Jitter(2)
3.2 Gb/s
0.20
UI
DJ3.2
Deterministic Jitter(2)
0.10
UI
TJ3.2L
Total Jitter(2)
3.2 Gb/s(3)
0.36
UI
DJ3.2L
Deterministic Jitter(2)
0.16
UI
TJ2.5
Total Jitter(2)
2.5 Gb/s
0.20
UI
DJ2.5
Deterministic Jitter(2)
0.08
UI
TJ1.25
Total Jitter(2)
1.25 Gb/s
0.15
UI
DJ1.25
Deterministic Jitter(2)
0.06
UI
TJ750
Total Jitter(2)(4)
750 Mb/s
0.10
UI
DJ750
Deterministic Jitter(2)(4)
0.03
UI
TJ150
Total Jitter(2)(4)
150 Mb/s
0.02
UI
DJ150
Deterministic Jitter(2)(4)
0.01
UI
Notes:
1.
Using same REFCLK input with TXENPMAPHASEALIGN enabled for up to four consecutive GTX_DUAL sites.
2.
Using PLL_DIVSEL_FB = 2, INTDATAWIDTH = 1. These values are NOT intended for protocol specific compliance determinations.
3.
PLL frequency at 1.6 GHz and OUTDIV = 1.
4.
GREFCLK can be used for serial data rates up to 1.0 Gb/s, but performance is not guaranteed.
Table 47: GTX_DUAL Tile Receiver Switching Characteristics
Symbol
Description
Min
Typ
Max
Units
FGTXRX
Serial data rate
RX oversampler not enabled
0.75
FGTXMAX
Gb/s
RX oversampler enabled
0.15
0.75
Gb/s
TRXELECIDLE
TIme for RXELECIDLE to
respond to loss or
restoration of data
OOBDETECT_THRESHOLD = 110
75
ns
RXOOBVDPP
OOB detect threshold
peak-to-peak
OOBDETECT_THRESHOLD = 110
55
135
mV
RXSST
Receiver spread-spectrum
tracking(1)
Modulated @ 33 KHz
–5000
0
ppm
RXRL
Run length (CID)
Internal AC capacitor bypassed
512
UI
RXPPMTOL
Data/REFCLK PPM offset
tolerance(2)
CDR 2nd-order loop disabled
–200
200
ppm
CDR 2nd-order loop enabled
–2000
2000
ppm
SJ Jitter Tolerance(3)
JT_SJ6.5
Sinusoidal Jitter(4)
6.5 Gb/s
0.44
UI
JT_SJ5.0
Sinusoidal Jitter(4)
5.0 Gb/s
0.44
UI
JT_SJ4.25
Sinusoidal Jitter(4)
4.25 Gb/s
0.44
UI
JT_SJ3.75
Sinusoidal Jitter(4)
3.75 Gb/s
0.44
UI
JT_SJ3.2
Sinusoidal Jitter(4)
3.2 Gb/s
0.45
UI
JT_SJ3.2L
Sinusoidal Jitter(4)
3.2 Gb/s(5)
0.45
UI
JT_SJ2.5
Sinusoidal Jitter(4)
2.5 Gb/s
0.50
UI
JT_SJ1.25
Sinusoidal Jitter(4)
1.25 Gb/s
0.50
UI
Table 46: GTX_DUAL Tile Transmitter Switching Characteristics (Cont’d)
Symbol
Description
Condition
Min
Typ
Max
Units
相關(guān)PDF資料
PDF描述
XC5VLX50-2FFG1153I IC FPGA VIRTEX-5 50K 1153FBGA
XC5VLX50-2FF1153I IC FPGA VIRTEX-5 50K 1153FBGA
ACB105DHRD CONN CARD EXTEND 210POS .050"
ABB105DHRD CONN CARD EXTEND 210POS .050"
ACB100DHLT CONN EDGECARD 200PS .050 DIP SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC5VLX50-3FF324C 功能描述:IC FPGA VIRTEX-5 50K 324FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex®-5 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX50-3FF676C 功能描述:IC FPGA VIRTEX-5 50K 676FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex®-5 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX50-3FFG1153C 功能描述:IC FPGA VIRTEX-5 50K 1153FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex®-5 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX50-3FFG324C 功能描述:IC FPGA VIRTEX-5 50K 324FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex®-5 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX50-3FFG676C 功能描述:IC FPGA VIRTEX-5 50K 676-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex®-5 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5