I
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� XC5VLX50-3FF1153C
寤犲晢锛� Xilinx Inc
鏂囦欢闋佹暩(sh霉)锛� 45/91闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC FPGA VIRTEX-5 50K 1153FBGA
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 1
绯诲垪锛� Virtex®-5 LX
LAB/CLB鏁�(sh霉)锛� 3600
閭忚集鍏冧欢/鍠厓鏁�(sh霉)锛� 46080
RAM 浣嶇附瑷�(j矛)锛� 1769472
杓稿叆/杓稿嚭鏁�(sh霉)锛� 560
闆绘簮闆诲锛� 0.95 V ~ 1.05 V
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
宸ヤ綔婧害锛� 0°C ~ 85°C
灏佽/澶栨锛� 1153-BBGA锛孎(xi脿n)CBGA
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 1153-FCBGA锛�35x35锛�
閰嶇敤锛� 568-5088-ND - BOARD DEMO DAC1408D750
HW-V5-ML561-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
HW-V5-ML550-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
HW-V5-ML521-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
HW-AFX-FF1153-500-G-ND - BOARD DEV VIRTEX 5 FF1153
HW-V5GBE-DK-UNI-G-ND - KIT DEV V5 LXT GIGABIT ETHERNET
122-1508-ND - EVALUATION PLATFORM VIRTEX-5
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
5
ICCAUXQ
Quiescent VCCAUX supply current XC5VLX20T
N/A
32
mA
XC5VLX30
38
mA
XC5VLX30T
43
mA
XC5VLX50
57
mA
XC5VLX50T
62
mA
XC5VLX85
93
mA
XC5VLX85T
98
mA
XC5VLX110
125
mA
XC5VLX110T
130
mA
XC5VLX155
172
mA
XC5VLX155T
177
mA
XC5VLX220
N/A
229
mA
XC5VLX220T
N/A
236
mA
XC5VLX330
N/A
345
mA
XC5VLX330T
N/A
353
mA
XC5VSX35T
49
mA
XC5VSX50T
74
mA
XC5VSX95T
N/A
131
mA
XC5VSX240T
N/A
300
mA
XC5VTX150T
N/A
180
mA
XC5VTX240T
N/A
300
mA
XC5VFX30T
606060
mA
XC5VFX70T
110
mA
XC5VFX100T
150
mA
XC5VFX130T
180
mA
XC5VFX200T
N/A
250
mA
Notes:
1.
Typical values are specified at nominal voltage, 85掳C junction temperatures (Tj). Industrial (I) grade devices have the same typical values as
commercial (C) grade devices at 85掳C, but higher values at 100掳C. Use the XPE tool to calculate 100掳C values.
2.
Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins are 3-state and
floating.
3.
If DCI or differential signaling is used, more accurate quiescent current estimates can be obtained by using the XPOWER Estimator (XPE)
or XPOWER Analyzer (XPA) tools.
Table 4: Typical Quiescent Supply Current (Cont鈥檇)
Symbol
Description
Device
Speed and Temperature Grade
Units
-3 (C)
-2 (C & I)
-1 (C & I)
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
XC5VLX50-2FFG1153I IC FPGA VIRTEX-5 50K 1153FBGA
XC5VLX50-2FF1153I IC FPGA VIRTEX-5 50K 1153FBGA
ACB105DHRD CONN CARD EXTEND 210POS .050"
ABB105DHRD CONN CARD EXTEND 210POS .050"
ACB100DHLT CONN EDGECARD 200PS .050 DIP SLD
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
XC5VLX50-3FF324C 鍔熻兘鎻忚堪:IC FPGA VIRTEX-5 50K 324FBGA RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪锛� 绯诲垪:Virtex®-5 LX 鐢�(ch菐n)鍝佽畩鍖栭€氬憡:Step Intro and Pkg Change 11/March/2008 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:Virtex®-5 SXT LAB/CLB鏁�(sh霉):4080 閭忚集鍏冧欢/鍠厓鏁�(sh霉):52224 RAM 浣嶇附瑷�(j矛):4866048 杓稿叆/杓稿嚭鏁�(sh霉):480 闁€鏁�(sh霉):- 闆绘簮闆诲:0.95 V ~ 1.05 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:-40°C ~ 100°C 灏佽/澶栨:1136-BBGA锛孎(xi脿n)CBGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:1136-FCBGA 閰嶇敤:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX50-3FF676C 鍔熻兘鎻忚堪:IC FPGA VIRTEX-5 50K 676FBGA RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪锛� 绯诲垪:Virtex®-5 LX 鐢�(ch菐n)鍝佽畩鍖栭€氬憡:Step Intro and Pkg Change 11/March/2008 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:Virtex®-5 SXT LAB/CLB鏁�(sh霉):4080 閭忚集鍏冧欢/鍠厓鏁�(sh霉):52224 RAM 浣嶇附瑷�(j矛):4866048 杓稿叆/杓稿嚭鏁�(sh霉):480 闁€鏁�(sh霉):- 闆绘簮闆诲:0.95 V ~ 1.05 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:-40°C ~ 100°C 灏佽/澶栨:1136-BBGA锛孎(xi脿n)CBGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:1136-FCBGA 閰嶇敤:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX50-3FFG1153C 鍔熻兘鎻忚堪:IC FPGA VIRTEX-5 50K 1153FBGA RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪锛� 绯诲垪:Virtex®-5 LX 鐢�(ch菐n)鍝佽畩鍖栭€氬憡:Step Intro and Pkg Change 11/March/2008 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:Virtex®-5 SXT LAB/CLB鏁�(sh霉):4080 閭忚集鍏冧欢/鍠厓鏁�(sh霉):52224 RAM 浣嶇附瑷�(j矛):4866048 杓稿叆/杓稿嚭鏁�(sh霉):480 闁€鏁�(sh霉):- 闆绘簮闆诲:0.95 V ~ 1.05 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:-40°C ~ 100°C 灏佽/澶栨:1136-BBGA锛孎(xi脿n)CBGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:1136-FCBGA 閰嶇敤:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX50-3FFG324C 鍔熻兘鎻忚堪:IC FPGA VIRTEX-5 50K 324FBGA RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪锛� 绯诲垪:Virtex®-5 LX 鐢�(ch菐n)鍝佽畩鍖栭€氬憡:Step Intro and Pkg Change 11/March/2008 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:Virtex®-5 SXT LAB/CLB鏁�(sh霉):4080 閭忚集鍏冧欢/鍠厓鏁�(sh霉):52224 RAM 浣嶇附瑷�(j矛):4866048 杓稿叆/杓稿嚭鏁�(sh霉):480 闁€鏁�(sh霉):- 闆绘簮闆诲:0.95 V ~ 1.05 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:-40°C ~ 100°C 灏佽/澶栨:1136-BBGA锛孎(xi脿n)CBGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:1136-FCBGA 閰嶇敤:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX50-3FFG676C 鍔熻兘鎻忚堪:IC FPGA VIRTEX-5 50K 676-FBGA RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪锛� 绯诲垪:Virtex®-5 LX 鐢�(ch菐n)鍝佽畩鍖栭€氬憡:Step Intro and Pkg Change 11/March/2008 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:Virtex®-5 SXT LAB/CLB鏁�(sh霉):4080 閭忚集鍏冧欢/鍠厓鏁�(sh霉):52224 RAM 浣嶇附瑷�(j矛):4866048 杓稿叆/杓稿嚭鏁�(sh霉):480 闁€鏁�(sh霉):- 闆绘簮闆诲:0.95 V ~ 1.05 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:-40°C ~ 100°C 灏佽/澶栨:1136-BBGA锛孎(xi脿n)CBGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:1136-FCBGA 閰嶇敤:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5