參數(shù)資料
型號： XC5VLX50T-1FF1136I
廠商： Xilinx Inc
文件頁數(shù)： 51/91頁
文件大?。?/td> 0K
描述： IC FPGA VIRTEX-5 50K 1136FBGA
產(chǎn)品變化通告： Step Intro and Pkg Change 11/March/2008
標準包裝： 1
系列： Virtex®-5 LXT
LAB/CLB數(shù)： 3600
邏輯元件/單元數(shù)： 46080
RAM 位總計： 2211840
輸入/輸出數(shù)： 480
電源電壓： 0.95 V ~ 1.05 V
安裝類型： 表面貼裝
工作溫度： -40°C ~ 100°C
封裝/外殼： 1136-BBGA，F(xiàn)CBGA
供應商設備封裝： 1136-FCBGA
配用： 568-5088-ND - BOARD DEMO DAC1408D750
122-1586-ND - BOARD EVAL FOR VIRTEX-5 ML555
HW-V5-ML561-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
HW-V5-ML550-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
HW-V5-ML521-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
HW-AFX-FF1136-500-G-ND - BOARD DEV VIRTEX 5 FF1136
HW-V5GBE-DK-UNI-G-ND - KIT DEV V5 LXT GIGABIT ETHERNET
122-1508-ND - EVALUATION PLATFORM VIRTEX-5
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
55
PLL Switching Characteristics
Table 74: PLL Specification
Symbol
Description
Speed Grade
Units
-3
-2
-1
FINMAX
Maximum Input Clock Frequency
710
645
MHz
FINMIN
Minimum Input Clock Frequency
19
MHz
FINJITTER
Maximum Input Clock Period Jitter
<20% of clock input period or 1 ns Max
FINDUTY
Allowable Input Duty Cycle: 19—49 MHz
25/75
%
Allowable Input Duty Cycle: 50—199 MHz
30/70
%
Allowable Input Duty Cycle: 200—399 MHz
35/65
%
Allowable Input Duty Cycle: 400—499 MHz
40/60
%
Allowable Input Duty Cycle: >500 MHz
45/55
%
FVCOMIN
Minimum PLL VCO Frequency
400
MHz
FVCOMAX
Maximum PLL VCO Frequency
1440
1200
1000
MHz
FBANDWIDTH
Low PLL Bandwidth at Typical(1)
11
1
MHz
High PLL Bandwidth at Typical(1)
44
4
MHz
TSTAPHAOFFSET
Static Phase Offset of the PLL Outputs
120
ps
TOUTJITTER
PLL Output Jitter(2)
Note 1
TOUTDUTY
PLL Output Clock Duty Cycle Precision(3)
±150
±200
ps
TLOCKMAX
PLL Maximum Lock Time(4)
100
s
FOUTMAX
PLL Maximum Output Frequency for LX20T devices
N/A
667
600
MHz
PLL Maximum Output Frequency for LX30, LX30T, LX50,
LX50T, LX85, LX85T, LX110, LX110T, SX35T, SX50T, FX30T,
and FX70Tdevices
710
667
600
MHz
PLL Maximum Output Frequency for LX155, LX155T, and
FX100T devices
650
600
550
MHz
PLL Maximum Output Frequency for FX130T devices
550
500
450
MHz
PLL Maximum Output Frequency for LX220, LX220T, LX330,
LX330T, SX95T, SX240T, TX150T, TX240T, and FX200T
devices
N/A
500
450
MHz
FOUTMIN
PLL Minimum Output Frequency(5)
3.125
MHz
TEXTFDVAR
External Clock Feedback Variation
< 20% of clock input period or 1 ns Max
RSTMINPULSE
Minimum Reset Pulse Width
5
ns
FPFDMAX
Maximum Frequency at the Phase Frequency Detector
550
500
450
MHz
FPFDMIN
Minimum Frequency at the Phase Frequency Detector
19
MHz
TFBDELAY
Maximum External Delay in the Feedback Path
3 ns Max or one CLKIN cycle
Notes:
1.
The PLL does not filter typical spread spectrum input clocks because they are usually far below the bandwidth filter frequencies.
2.
Values for this parameter are available in the Architecture Wizard.
3.
Includes global clock buffer.
4.
The LOCK signal must be sampled after TLOCKMAX. The LOCK signal is invalid after configuration or reset until the TLOCKMAX time has
expired.
5.
Calculated as FVCO/128 assuming output duty cycle is 50%.
相關PDF資料
PDF描述
RMA50DTAT-S273 CONN EDGECARD 100PS R/A .125 SLD
FMC19DRAS-S734 CONN EDGECARD 38POS .100 R/A SLD
XC2V1500-5FF896I IC FPGA VIRTEX-II 896FCBGA
XC2V1500-6FFG896C IC FPGA VIRTEX-II 1.5M 896-FBGA
XC2V1500-5FFG896I IC FPGA VIRTEX-II 1.5M 896-FBGA
相關代理商/技術參數(shù)
參數(shù)描述
XC5VLX50T-1FF1138CES 制造商:Xilinx 功能描述:
XC5VLX50T-1FF665C 功能描述:IC FPGA VIRTEX-5 50K 665FCBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Virtex®-5 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX50T-1FF665CES 制造商:Xilinx 功能描述:
XC5VLX50T-1FF665I 功能描述:IC FPGA VIRTEX-5 50K 665FCBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Virtex®-5 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX50T-1FFG1136C 功能描述:IC FPGA VIRTEX-5 50K 1136FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Virtex®-5 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*