參數(shù)資料
型號: XC5VLX50T-1FF1136I
廠商: Xilinx Inc
文件頁數(shù): 59/91頁
文件大?。?/td> 0K
描述: IC FPGA VIRTEX-5 50K 1136FBGA
產(chǎn)品變化通告: Step Intro and Pkg Change 11/March/2008
標準包裝: 1
系列: Virtex®-5 LXT
LAB/CLB數(shù): 3600
邏輯元件/單元數(shù): 46080
RAM 位總計: 2211840
輸入/輸出數(shù): 480
電源電壓: 0.95 V ~ 1.05 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 1136-BBGA,F(xiàn)CBGA
供應商設備封裝: 1136-FCBGA
配用: 568-5088-ND - BOARD DEMO DAC1408D750
122-1586-ND - BOARD EVAL FOR VIRTEX-5 ML555
HW-V5-ML561-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
HW-V5-ML550-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
HW-V5-ML521-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
HW-AFX-FF1136-500-G-ND - BOARD DEV VIRTEX 5 FF1136
HW-V5GBE-DK-UNI-G-ND - KIT DEV V5 LXT GIGABIT ETHERNET
122-1508-ND - EVALUATION PLATFORM VIRTEX-5
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
62
Virtex-5 Device Pin-to-Pin Output Parameter Guidelines
All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are
listed in Table 84. Values are expressed in nanoseconds unless otherwise noted.
Table 84: Global Clock Input to Output Delay Without DCM or PLL
Symbol
Description
Device
Speed Grade
Units
-3
-2
-1
LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, without DCM or PLL
TICKOF
Global Clock and OUTFF without DCM or PLL
XC5VLX20T
N/A
5.98
6.69
ns
XC5VLX30
5.54
6.04
6.73
ns
XC5VLX30T
5.54
6.04
6.73
ns
XC5VLX50
5.59
6.09
6.79
ns
XC5VLX50T
5.59
6.09
6.79
ns
XC5VLX85
5.78
6.28
6.99
ns
XC5VLX85T
5.78
6.28
6.99
ns
XC5VLX110
5.84
6.35
7.06
ns
XC5VLX110T
5.84
6.35
7.06
ns
XC5VLX155
6.16
6.68
7.52
ns
XC5VLX155T
6.16
6.68
7.52
ns
XC5VLX220
N/A
6.99
7.71
ns
XC5VLX220T
N/A
6.99
7.71
ns
XC5VLX330
N/A
7.17
7.91
ns
XC5VLX330T
N/A
7.17
7.91
ns
XC5VSX35T
5.72
6.22
6.92
ns
XC5VSX50T
5.77
6.27
6.97
ns
XC5VSX95T
N/A
6.59
7.30
ns
XC5VSX240T
N/A
7.24
7.98
ns
XC5VTX150T
N/A
6.58
7.30
ns
XC5VTX240T
N/A
6.88
7.61
ns
XC5VFX30T
5.73
6.21
6.89
ns
XC5VFX70T
5.82
6.33
7.04
ns
XC5VFX100T
6.21
6.73
7.44
ns
XC5VFX130T
6.28
6.80
7.52
ns
XC5VFX200T
N/A
7.17
7.91
ns
Notes:
1.
Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all
accessible IOB and CLB flip-flops are clocked by the global clock net.
相關PDF資料
PDF描述
RMA50DTAT-S273 CONN EDGECARD 100PS R/A .125 SLD
FMC19DRAS-S734 CONN EDGECARD 38POS .100 R/A SLD
XC2V1500-5FF896I IC FPGA VIRTEX-II 896FCBGA
XC2V1500-6FFG896C IC FPGA VIRTEX-II 1.5M 896-FBGA
XC2V1500-5FFG896I IC FPGA VIRTEX-II 1.5M 896-FBGA
相關代理商/技術參數(shù)
參數(shù)描述
XC5VLX50T-1FF1138CES 制造商:Xilinx 功能描述:
XC5VLX50T-1FF665C 功能描述:IC FPGA VIRTEX-5 50K 665FCBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX50T-1FF665CES 制造商:Xilinx 功能描述:
XC5VLX50T-1FF665I 功能描述:IC FPGA VIRTEX-5 50K 665FCBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX50T-1FFG1136C 功能描述:IC FPGA VIRTEX-5 50K 1136FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5