- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4223 > XC5VLX50T-1FF665C (Xilinx Inc)IC FPGA VIRTEX-5 50K 665FCBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | XC5VLX50T-1FF665C |
| 廠商： | Xilinx Inc |
| 文件頁(yè)數(shù)： | 19/91頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA VIRTEX-5 50K 665FCBGA |
| 產(chǎn)品變化通告： | Step Intro and Pkg Change 11/March/2008 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Virtex®-5 LXT |
| LAB/CLB數(shù)： | 3600 |
| 邏輯元件/單元數(shù)： | 46080 |
| RAM 位總計(jì)： | 2211840 |
| 輸入/輸出數(shù)： | 360 |
| 電源電壓： | 0.95 V ~ 1.05 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | 0°C ~ 85°C |
| 封裝/外殼： | 665-BBGA，F(xiàn)CBGA |
| 供應(yīng)商設(shè)備封裝： | 665-FCBGA |
| 配用： | 568-5088-ND - BOARD DEMO DAC1408D750 HW-V5-ML561-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5 HW-V5-ML550-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5 HW-V5-ML521-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5 HW-V5GBE-DK-UNI-G-ND - KIT DEV V5 LXT GIGABIT ETHERNET 122-1508-ND - EVALUATION PLATFORM VIRTEX-5 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
26
System Monitor Analog-to-Digital Converter Specification
Table 51: Analog-to-Digital Specifications
Parameter
Symbol
Comments/Conditions
Min
Typ
Max
Units
AVDD =2.5V±2%, VREFP = 2.5V, VREFN = 0V, ADCCLK = 5.2 MHz, TA =TMIN to TMAX, Typical values at TA=+25°C
DC Accuracy: All external input channels such as VP/VN and VAUXP[15:0]/VAUXN[15:0], Unipolar Mode,
and Common Mode = 0V
Resolution
10
Bits
Integral Nonlinearity
INL
±2
LSBs
Differential Nonlinearity
DNL
No missing codes (TMIN to TMAX)
Guaranteed Monotonic
±0.9
LSBs
Unipolar Offset Error(1)
Uncalibrated
±2
±30
LSBs
Bipolar Offset Error(1)
Uncalibrated measured in bipolar mode
±2
±30
LSBs
Gain Error(1)
Uncalibrated
±0.2
±2
%
Bipolar Gain Error(1)
Uncalibrated measured in bipolar mode
±0.2
±2
%
Total Unadjusted Error
(Uncalibrated)
TUE
Deviation from ideal transfer function.
VREFP –VREFN = 2.5V
±10
LSBs
Total Unadjusted Error
(Calibrated)
TUE
Deviation from ideal transfer function.
VREFP –VREFN = 2.5V
±1
±2
LSBs
Calibrated Gain Temperature
Coefficient
Variation of FS code with temperature
±0.01
LSB/°C
DC Common-Mode Reject
CMRRDC
VN = VCM = 0.5V ± 0.5V,
VP –VN = 100mV
70
dB
Conversion Rate(2)
Conversion Time - Continuous
tCONV
Number of CLK cycles
26
32
Conversion Time - Event
tCONV
Number of CLK cycles
21
T/H Acquisition Time
tACQ
Number of CLK cycles
4
DRP Clock Frequency
DCLK
DRP clock frequency
8
250
MHz
ADC Clock Frequency
ADCCLK
Derived from DCLK
1
5.2
MHz
CLK Duty cycle
40
60
%
Analog Inputs(3)
Dedicated Analog Inputs
Input Voltage Range
VP - VN
Unipolar Operation
0
1
Volts
Differential Inputs
–0.25
+0.25
Unipolar Common Mode Range (FS input)
0
+0.5
Differential Common Mode Range (FS input)
+0.3
+0.7
Bandwidth
20
MHz
Auxiliary Analog Inputs
Input Voltage Range
VAUXP[0] /VAUXN[0] to VAUXP[15]
/VAUXN[15]
Unipolar Operation
0
1
Volts
Differential Operation
–0.25
+0.25
Unipolar Common Mode Range (FS input)
0
+0.5
Differential Common Mode Range (FS input)
+0.3
+0.7
Bandwidth
10
kHz
Input Leakage Current
A/D not converting, ADCCLK stopped
±1.0
A
Input Capacitance
10
pF
On-chip Supply Monitor Error
VCCINT and VCCAUX with calibration enabled
±1.0
% Reading
On-chip Temperature Monitor
Error
–40°C to +125°C with calibration enabled
±4
°C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BR24S16NUX-WTR | IC EEPROM 16KBIT 100KHZ VSON8 |
| XC2V2000-4FG676I | IC FPGA VIRTEX-II 676FGBGA |
| BR24L02NUX-WTR | IC EEPROM 2KBIT 100KHZ VSON8 |
| BR93L66RFJ-WE2 | IC EEPROM 4KBIT 2MHZ 8SOP |
| XC2V2000-5FGG676C | IC FPGA VIRTEX-II 2M 676-FBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC5VLX50T-1FF665CES | 制造商:Xilinx 功能描述: |
| XC5VLX50T-1FF665I | 功能描述:IC FPGA VIRTEX-5 50K 665FCBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門(mén)陣列） 系列:Virtex®-5 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門(mén)數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5 |
| XC5VLX50T-1FFG1136C | 功能描述:IC FPGA VIRTEX-5 50K 1136FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門(mén)陣列） 系列:Virtex®-5 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門(mén)數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5 |
| XC5VLX50T-1FFG1136C4113 | 制造商:Xilinx 功能描述: |
| XC5VLX50T-1FFG1136CES | 功能描述:IC FPGA VIRTEX-5 ES 50K 1136FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門(mén)陣列） 系列:Virtex®-5 LXT 標(biāo)準(zhǔn)包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計(jì):16404480 輸入/輸出數(shù):350 門(mén)數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:900-FCBGA（31x31） 其它名稱:122-1789 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。