External " />
參數(shù)資料
型號(hào): XC5VLX50T-3FF1136C
廠商: Xilinx Inc
文件頁(yè)數(shù): 20/91頁(yè)
文件大?。?/td> 0K
描述: IC FPGA VIRTEX-5 50K 1136FBGA
產(chǎn)品變化通告: Step Intro and Pkg Change 11/March/2008
標(biāo)準(zhǔn)包裝: 1
系列: Virtex®-5 LXT
LAB/CLB數(shù): 3600
邏輯元件/單元數(shù): 46080
RAM 位總計(jì): 2211840
輸入/輸出數(shù): 480
電源電壓: 0.95 V ~ 1.05 V
安裝類(lèi)型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 1136-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 1136-FCBGA
配用: 568-5088-ND - BOARD DEMO DAC1408D750
122-1586-ND - BOARD EVAL FOR VIRTEX-5 ML555
HW-V5-ML561-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
HW-V5-ML550-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
HW-V5-ML521-UNI-G-ND - EVALUATION PLATFORM VIRTEX-5
HW-AFX-FF1136-500-G-ND - BOARD DEV VIRTEX 5 FF1136
HW-V5GBE-DK-UNI-G-ND - KIT DEV V5 LXT GIGABIT ETHERNET
122-1508-ND - EVALUATION PLATFORM VIRTEX-5
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
27
External Reference Inputs(4)
Positive Reference Input
Voltage Range
VREFP
Measured Relative to VREFN
2.45
2.5
2.55
Volts
Negative Reference Input
Voltage Range
VREFN
Measured Relative to AGND
–50
0
100
mV
Input current
IREF
ADCCLK
= 5.2 MHz
100
A
Power Requirements
Analog Power Supply
AVDD
Measured Relative to AVSS
2.45
2.5
2.55
Volts
Analog Supply Current
AIDD
ADCCLK
= 5.2 MHz
5
13
mA
Notes:
1.
Offset and gain errors are removed by enabling the System Monitor automatic gain calibration feature. See UG192: Virtex-5 FPGA System
Monitor User Guide.
2.
See "System Monitor Timing" in UG192: Virtex-5 FPGA System Monitor User Guide.
3.
See "Analog Inputs" in UG192: Virtex-5 FPGA System Monitor User Guide for a detailed description.
4.
Any variation in the reference voltage from the nominal VREFP = 2.5V and VREFN = 0V will result is a deviation from the ideal transfer
function.This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external
ratiometric type applications allowing the supply voltage and reference to vary by ±2% is permitted.
Table 51: Analog-to-Digital Specifications (Cont’d)
Parameter
Symbol
Comments/Conditions
Min
Typ
Max
Units
相關(guān)PDF資料
PDF描述
XC5VLX50T-2FFG1136I IC FPGA VIRTEX-5 50K 1136FBGA
XC5VLX50T-2FF1136I IC FPGA VIRTEX-5 50K 1136FBGA
XC2V2000-5BG575I IC FPGA VIRTEX-II 575PBGA
XC6VLX130T-1FF484I IC FPGA VIRTEX 6 128K 484FFBGA
XC6VLX130T-1FFG484I IC FPGA VIRTEX 6 128K 484FFGBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC5VLX50T-3FF665C 功能描述:IC FPGA VIRTEX-5 50K 665FCBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:Virtex®-5 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門(mén)數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類(lèi)型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX50T-3FFG1136C 功能描述:IC FPGA VIRTEX-5 50K 1136FBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:Virtex®-5 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門(mén)數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類(lèi)型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX50T-3FFG665C 功能描述:IC FPGA VIRTEX-5 50K 665FCBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:Virtex®-5 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門(mén)數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類(lèi)型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX50T-3FFG665I 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Virtex-5 Family Overview
XC5VLX50T-X1FF1136C 制造商:Xilinx 功能描述: