參數(shù)資料
型號: XC5VLX85-2FF676C
廠商: Xilinx Inc
文件頁數(shù): 31/91頁
文件大?。?/td> 0K
描述: IC FPGA VIRTEX-5 85K 676FBGA
標準包裝: 1
系列: Virtex®-5 LX
LAB/CLB數(shù): 6480
邏輯元件/單元數(shù): 82944
RAM 位總計: 3538944
輸入/輸出數(shù): 440
電源電壓: 0.95 V ~ 1.05 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 676-BBGA,F(xiàn)CBGA
供應商設備封裝: 676-FCBGA(27x27)
配用: 568-5088-ND - BOARD DEMO DAC1408D750
HW-AFX-FF676-500-G-ND - BOARD DEV VIRTEX 5 FF676
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
37
I/O Standard Adjustment Measurement Methodology
Input Delay Measurements
Table 58 shows the test setup parameters used for measuring input delay.
Table 58: Input Delay Measurement Methodology
Description
I/O Standard Attribute
VL(1,2)
VH(1,2)
VMEAS(1,4,5)
VREF(1,3,5)
LVTTL (Low-Voltage Transistor-Transistor Logic) LVTTL
0
3.0
1.4
LVCMOS (Low-Voltage CMOS), 3.3V
LVCMOS33
0
3.3
1.65
LVCMOS, 2.5V
LVCMOS25
0
2.5
1.25
LVCMOS, 1.8V
LVCMOS18
0
1.8
0.9
LVCMOS, 1.5V
LVCMOS15
0
1.5
0.75
LVCMOS, 1.2V
LVCMOS12
0
1.2
0.6
PCI (Peripheral Component Interconnect),
33 MHz, 3.3V
PCI33_3
Per PCI Specification
PCI, 66 MHz, 3.3V
PCI66_3
Per PCI Specification
PCI-X, 133 MHz, 3.3V
PCIX
Per PCI-X Specification
GTL (Gunning Transceiver Logic)
GTL
VREF –0.2
VREF +0.2
VREF
0.80
GTL Plus
GTLP
VREF –0.2
VREF +0.2
VREF
1.0
HSTL (High-Speed Transceiver Logic),
Class I & II
HSTL_I, HSTL_II
VREF –0.5
VREF +0.5
VREF
0.75
HSTL, Class III & IV
HSTL_III, HSTL_IV
VREF –0.5
VREF +0.5
VREF
0.90
HSTL, Class I & II, 1.8V
HSTL_I_18, HSTL_II_18
VREF –0.5
VREF +0.5
VREF
0.90
HSTL, Class III & IV, 1.8V
HSTL_III_18, HSTL_IV_18
VREF –0.5
VREF +0.5
VREF
1.08
SSTL (Stub Terminated Transceiver Logic),
Class I & II, 3.3V
SSTL3_I, SSTL3_II
VREF –1.00
VREF +1.00
VREF
1.5
SSTL, Class I & II, 2.5V
SSTL2_I, SSTL2_II
VREF –0.75
VREF +0.75
VREF
1.25
SSTL, Class I & II, 1.8V
SSTL18_I, SSTL18_II
VREF –0.5
VREF +0.5
VREF
0.90
AGP-2X/AGP (Accelerated Graphics Port)
AGP
VREF –(0.2 xVCCO)VREF +(0.2 xVCCO)VREF
AGP Spec
LVDS (Low-Voltage Differential Signaling), 2.5V LVDS_25
1.2 – 0.125
1.2 + 0.125
0(6)
LVDSEXT (LVDS Extended Mode), 2.5V
LVDSEXT_25
1.2 – 0.125
1.2 + 0.125
0(6)
LDT (HyperTransport), 2.5V
LDT_25
0.6 – 0.125
0.6 + 0.125
0(6)
LVPECL (Low-Voltage Positive Emitter-Coupled
Logic), 2.5V
LVPECL_25
1.15 – 0.3
0(6)
Notes:
1.
The input delay measurement methodology parameters for LVDCI are the same for LVCMOS standards of the same voltage. Input delay
measurement methodology parameters for HSLVDCI are the same as for HSTL_II standards of the same voltage. Parameters for all other DCI
standards are the same for the corresponding non-DCI standards.
2.
Input waveform switches between VLand VH.
3.
Measurements are made at typical, minimum, and maximum VREF values. Reported delays reflect worst case of these measurements. VREF values
listed are typical.
4.
Input voltage level from which measurement starts.
5.
This is an input voltage reference that bears no relation to the VREF / VMEAS parameters found in IBIS models and/or noted in Figure 11.
6.
The value given is the differential input voltage.
相關PDF資料
PDF描述
ACB105DHFD CONN EDGECARD 210POS .050 SMD
ABB105DHFD CONN EDGECARD 210POS .050 SMD
FMC25DRXI-S734 CONN EDGECARD 50POS DIP .100 SLD
AMC30DRAS CONN EDGECARD 60POS .100 R/A DIP
ASC44DRAN CONN EDGECARD 88POS .100 R/A DIP
相關代理商/技術參數(shù)
參數(shù)描述
XC5VLX85-2FF676CES 制造商:Xilinx 功能描述:
XC5VLX85-2FF676I 功能描述:IC FPGA VIRTEX-5 85K 676FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX85-2FFG1153C 功能描述:IC FPGA VIRTEX-5 85K 1153FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC5VLX85-2FFG1153I 功能描述:IC FPGA VIRTEX-5 85K 1153FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LX 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標準包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應商設備封裝:120-CPGA(34.55x34.55)
XC5VLX85-2FFG676C 功能描述:IC FPGA VIRTEX-5 85K 676FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-5 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5