T<" />
參數(shù)資料
型號(hào): XC5VTX150T-2FFG1156I
廠商: Xilinx Inc
文件頁數(shù): 72/91頁
文件大?。?/td> 0K
描述: IC FPGA VIRTEX5TXT 150K 1156FBGA
產(chǎn)品培訓(xùn)模塊: PCI Express and Virtex® -5 FPGAs
標(biāo)準(zhǔn)包裝: 1
系列: Virtex®-5 TXT
LAB/CLB數(shù): 11600
邏輯元件/單元數(shù): 148480
RAM 位總計(jì): 8404992
輸入/輸出數(shù): 360
電源電壓: 0.95 V ~ 1.05 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 1156-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 1156-FCBGA(35x35)
配用: 568-5088-ND - BOARD DEMO DAC1408D750
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
74
TPSDCM0/ TPHDCM0 No Delay Global Clock and IFF(2) with DCM in
Source-Synchronous Mode
XC5VTX150T
N/A
0.25
0.97
0.25
1.03
ns
XC5VTX240T
N/A
0.24
1.20
0.24
1.26
ns
XC5VFX30T
0.16
0.91
0.18
0.95
0.19
1.01
ns
XC5VFX70T
0.13
0.83
0.14
0.86
0.14
0.92
ns
XC5VFX100T
0.21
0.98
0.21
1.00
0.21
1.05
ns
XC5VFX130T
0.19
1.15
0.21
1.19
0.24
1.25
ns
XC5VFX200T
N/A
0.14
1.50
0.16
1.55
ns
Notes:
1.
Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the
Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global
Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include DCM CLK0 jitter.
2.
IFF = Input Flip-Flop or Latch
3.
Use IBIS to determine any duty-cycle distortion incurred using various standards.
Table 93: Global Clock Setup and Hold With DCM in Source-Synchronous Mode (Cont’d)
Symbol
Description
Device
Speed Grade
Units
-3
-2
-1
相關(guān)PDF資料
PDF描述
RMC18DTEI CONN EDGECARD 36POS .100 EYELET
RCB110DHBT CONN EDGECARD 220PS R/A .050 DIP
XC5VTX150T-2FF1156I IC FPGA VIRTEX5TXT 150K 1156FBGA
XC4VLX160-11FF1513I IC FPGA VIRTEX-4LX 1513FFBGA
XC6VHX380T-2FFG1155C IC FPGA VIRTEX 1156FCBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC5VTX150T-2FFG1759C 功能描述:IC FPGA VIRTEX5TXT 150K 1759FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex®-5 TXT 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
XC5VTX150T-2FFG1759I 功能描述:IC FPGA VIRTEX5TXT 150K 1759FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex®-5 TXT 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
XC5VTX240T 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-5 Family Overview
XC5VTX240T-1FF1759C 功能描述:IC FPGA VIRTEX5TXT 240K 1759FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex®-5 TXT 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
XC5VTX240T-1FF1759CES 功能描述:IC FPGA VIRTEX5TX 240K 1759FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex®-5 TXT 標(biāo)準(zhǔn)包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計(jì):16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:900-FCBGA(31x31) 其它名稱:122-1789