- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4248 > XC6SLX100T-N3CSG484I (Xilinx Inc)IC FPGA SPARTAN-6 484CSBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | XC6SLX100T-N3CSG484I |
| 廠商： | Xilinx Inc |
| 文件頁(yè)數(shù)： | 7/11頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA SPARTAN-6 484CSBGA |
| 標(biāo)準(zhǔn)包裝： | 84 |
| 系列： | Spartan® 6 LXT |
| LAB/CLB數(shù)： | 7911 |
| 邏輯元件/單元數(shù)： | 101261 |
| RAM 位總計(jì)： | 4939776 |
| 輸入/輸出數(shù)： | 296 |
| 電源電壓： | 1.14 V ~ 1.26 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | -40°C ~ 100°C |
| 封裝/外殼： | 484-FBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 484-CSPBGA |
Spartan-6 Family Overview
DS160 (v2.0) October 25, 2011
Product Specification
5
Clock Management
Each Spartan-6 FPGA has up to six CMTs, each consisting of two DCMs and one PLL, which can be used individually or
cascaded.
DCM
The DCM provides four phases of the input frequency (CLKIN): shifted 0°, 90°, 180°, and 270° (CLK0, CLK90, CLK180, and
CLK270). It also provides a doubled frequency CLK2X and its complement CLK2X180. The CLKDV output provides a
fractional clock frequency that can be phase-aligned to CLK0. The fraction is programmable as every integer from 2 to 16,
as well as 1.5, 2.5, 3.5 . . . 7.5. CLKIN can optionally be divided by 2. The DCM can be a zero-delay clock buffer when a clock
signal drives CLKIN, while the CLK0 output is fed back to the CLKFB input.
Frequency Synthesis
Independent of the basic DCM functionality, the frequency synthesis outputs CLKFX and CLKFX180 can be programmed to
generate any output frequency that is the DCM input frequency (FIN) multiplied by M and simultaneously divided by D, where
M can be any integer from 2 to 32 and D can be any integer from 1 to 32.
Phase Shifting
With CLK0 connected to CLKFB, all nine CLK outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, CLKDV,
CLKFX, and CLKFX180) can be shifted by a common amount, defined as any integer multiple of a fixed delay. A fixed DCM
delay value (fraction of the input period) can be established by configuration and can also be incremented or decremented
dynamically.
Spread-Spectrum Clocking
The DCM can accept and track typical spread-spectrum clock inputs, provided they abide by the input clock specifications
listed in the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics. Spartan-6 FPGAs can generate a spread-
spectrum clock source from a standard fixed-frequency oscillator.
PLL
The PLL can serve as a frequency synthesizer for a wider range of frequencies and as a jitter filter for incoming clocks in
conjunction with the DCMs. The heart of the PLL is a voltage-controlled oscillator (VCO) with a frequency range of
400 MHz to 1,080 MHz, thus spanning more than one octave. Three sets of programmable frequency dividers (D, M, and O)
adapt the VCO to the required application.
The pre-divider D (programmable by configuration) reduces the input frequency and feeds one input of the traditional PLL
phase comparator. The feedback divider (programmable by configuration) acts as a multiplier because it divides the VCO
output frequency before feeding the other input of the phase comparator. D and M must be chosen appropriately to keep the
VCO within its controllable frequency range.
The VCO has eight equally spaced outputs (0°, 45°, 90°, 135°, 180°, 225°, 270°, and 315°). Each can be selected to drive
one of the six output dividers, O0 to O5 (each programmable by configuration to divide by any integer from 1 to 128).
Clock Distribution
Each Spartan-6 FPGA provides abundant clock lines to address the different clocking requirements of high fanout, short
propagation delay, and extremely low skew.
Global Clock Lines
In each Spartan-6 FPGA, 16 global-clock lines have the highest fanout and can reach every flip-flop clock. Global clock lines
must be driven by global clock buffers, which can also perform glitchless clock multiplexing and the clock enable function.
Global clocks are often driven from the CMTs, which can completely eliminate the basic clock distribution delay.
I/O Clocks
I/O clocks are especially fast and serve only the localized input and output delay circuits and the I/O serializer/deserializer
(SERDES) circuits, as described in the I/O Logic section.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC6SLX100T-2FG484I | IC FPGA SPARTAN 6 484FGGBGA |
| 24LC256T-I/ST | IC EEPROM 256KBIT 400KHZ 8TSSOP |
| 7-745129-1 | CONN FERRULE INNER CRIMP DB15-37 |
| 1478764-2 | CRIMP KIT 7.5MM |
| 1478764-1 | CRIMP KIT 6.0MM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC6SLX100T-N3FG484C | 制造商:Xilinx 功能描述:IC FPGA 296 I/O 484FBGA |
| XC6SLX100T-N3FG484I | 制造商:Xilinx 功能描述:IC FPGA 296 I/O 484FBGA |
| XC6SLX100T-N3FG676C | 制造商:Xilinx 功能描述:IC FPGA SPARTAN 6 101K 676BGA |
| XC6SLX100T-N3FG676I | 制造商:Xilinx 功能描述:IC FPGA SPARTAN 6 101K 676BGA |
| XC6SLX100T-N3FG900C | 制造商:Xilinx 功能描述:IC FPGA 498 I/O 900FBGA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。