參數(shù)資料
型號(hào): XC6VCX75T-2FFG484I
廠商: Xilinx Inc
文件頁(yè)數(shù): 11/52頁(yè)
文件大?。?/td> 0K
描述: IC FPGA VIRTEX 6 74K 484FFGBGA
產(chǎn)品培訓(xùn)模塊: Virtex-6 FPGA Overview
產(chǎn)品變化通告: Virtex-6 FIFO Input Logic Reset 18/Apr/2011
標(biāo)準(zhǔn)包裝: 1
系列: Virtex® 6 CXT
LAB/CLB數(shù): 5820
邏輯元件/單元數(shù): 74496
RAM 位總計(jì): 5750784
輸入/輸出數(shù): 240
電源電壓: 0.95 V ~ 1.05 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 484-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 484-FCBGA
Virtex-6 CXT Family Data Sheet
DS153 (v1.6) February 11, 2011
Product Specification
19
GTX Transceiver DC Input and Output Levels
Table 25 summarizes the DC output specifications of the GTX transceivers in Virtex-6 CXT FPGAs. Consult the Virtex-6
FPGA GTX Transceivers User Guide for further details.
Table 25: GTX Transceiver DC Specifications
Symbol
DC Parameter
Conditions
Min
Typ
Max
Units
DVPPIN
Differential peak-to-peak input
voltage
External AC coupled
125
2000
mV
VIN
Absolute input voltage
DC coupled
MGTAVTT = 1.2V
–400
MGTAVTT
mV
VCMIN
Common mode input voltage
DC coupled
MGTAVTT = 1.2V
2/3 MGTAVTT
mV
DVPPOUT
Differential peak-to-peak output
voltage(1)
Transmitter output swing is set to
maximum setting
1000
mV
VCMOUTDC
DC common mode output voltage Equation based
MGTAVTT – DVPPOUT/4
mV
RIN
Differential input resistance
80
100
130
ROUT
Differential output resistance
80
100
120
TOSKEW
Transmitter output pair (TXP and TXN) intra-pair skew
2
8
ps
CEXT
Recommended external AC coupling capacitor(2)
100
nF
Notes:
1.
The output swing and preemphasis levels are programmable using the attributes discussed in Virtex-6 FPGA GTX Transceivers User Guide
and can result in values lower than reported in this table.
2.
Other values can be used as appropriate to conform to specific protocols and standards.
X-Ref Target - Figure 11
Figure 11: Single-Ended Peak-to-Peak Voltage
X-Ref Target - Figure 12
Figure 12: Differential Peak-to-Peak Voltage
0
+V
P
N
ds153_11_041410
Single-Ended
Voltage
0
+V
–V
P–N
ds153_12_041410
Differential
Voltage
相關(guān)PDF資料
PDF描述
ASM40DTMN-S189 CONN EDGECARD 80POS R/A .156 SLD
AGM40DTMH-S189 CONN EDGECARD 80POS R/A .156 SLD
AYM40DTMD-S189 CONN EDGECARD 80POS R/A .156 SLD
ASM40DTMD-S189 CONN EDGECARD 80POS R/A .156 SLD
XC5VSX35T-2FFG665C IC FPGA VIRTEX-5 35K 665FCBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC6VCX75T-2FFG784C 功能描述:IC FPGA VIRTEX 6 74K 784FFGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex® 6 CXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6VCX75T-2FFG784I 功能描述:IC FPGA VIRTEX 6 74K 784FFGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex® 6 CXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6VHX250T 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-6 FPGA Data Sheet: DC and Switching Characteristics
XC6VHX250T-1FF1154C 制造商:Xilinx 功能描述:IC FPGA 320 I/O 1156FCBGA
XC6VHX250T-1FF1154I 功能描述:IC FPGA VIRTEX-6HXT 1156FCBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex® 6 HXT 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)