T
參數(shù)資料
型號: XCF04SVOG20C
廠商: Xilinx Inc
文件頁數(shù): 9/35頁
文件大?。?/td> 0K
描述: IC PROM SRL FOR 4M GATE 20-TSSOP
標(biāo)準(zhǔn)包裝: 74
可編程類型: 系統(tǒng)內(nèi)可編程
存儲容量: 4Mb
電源電壓: 3 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
封裝/外殼: 20-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 20-TSSOP
包裝: 管件
產(chǎn)品目錄頁面: 601 (CN2011-ZH PDF)
其它名稱: 122-1288-5
Platform Flash In-System Programmable Configuration PROMs
DS123 (v2.18) May 19, 2010
Product Specification
17
R
TCYC
Clock period(6) (serial mode) when VCCO = 3.3V or 2.5V
30
25
ns
Clock period(6) (serial mode) when VCCO = 1.8V
67
25
ns
Clock period(6) (parallel mode) when VCCO = 3.3V or 2.5V
30
ns
Clock period(6) (parallel mode) when VCCO = 1.8V
30
ns
TLC
CLK Low time(3) when VCCO = 3.3V or 2.5V
10
12
ns
CLK Low time(3) when VCCO = 1.8V
15
12
ns
THC
CLK High time(3) when VCCO = 3.3V or 2.5V
10
12
ns
CLK High time(3) when VCCO = 1.8V
15
12
ns
TSCE
CE setup time to CLK (guarantees proper counting)(3)
when VCCO = 3.3V or 2.5V
20
–30–
ns
CE setup time to CLK (guarantees proper counting)(3)
when VCCO = 1.8V
30
ns
THCE
CE hold time (guarantees counters are reset)(5)
when VCCO = 3.3V or 2.5V
250
2000
ns
CE hold time (guarantees counters are reset)(5)
when VCCO = 1.8V
250
2000
ns
THOE
OE/RESET hold time (guarantees counters are reset)(6)
when VCCO = 3.3V or 2.5V
250
2000
ns
OE/RESET hold time (guarantees counters are reset)(6)
when VCCO = 1.8V
250
2000
ns
TSB
BUSY setup time to CLK when VCCO = 3.3V or 2.5V(8)
––
12
ns
BUSY setup time to CLK when VCCO = 1.8V(8)
––
12
ns
THB
BUSY hold time to CLK when VCCO = 3.3V or 2.5V(8)
––8–
ns
BUSY hold time to CLK when VCCO = 1.8V(8)
––8–
ns
TSXT
EN_EXT_SEL setup time to CF, CE or OE/RESET
when VCCO = 3.3V or 2.5V(8)
300
ns
EN_EXT_SEL setup time to CF, CE or OE/RESET
when VCCO = 1.8V(8)
300
ns
THXT
EN_EXT_SEL hold time from CF, CE or OE/RESET
when VCCO = 3.3V or 2.5V(8)
300
ns
EN_EXT_SEL hold time from CF, CE or OE/RESET
when VCCO = 1.8V(8)
300
ns
TSRV
REV_SEL setup time to CF, CE or OE/RESET
when VCCO = 3.3V or 2.5V(8)
300
ns
REV_SEL setup time to CF, CE or OE/RESET
when VCCO = 1.8V(8)
300
ns
THRV
REV_SEL hold time from CF, CE or OE/RESET
when VCCO = 3.3V or 2.5V(8)
300
ns
REV_SEL hold time from CF, CE or OE/RESET
when VCCO = 1.8V(8)
300
ns
Notes:
1.
AC test load = 50 pF for XCF01S/XCF02S/XCF04S; 30 pF for XCF08P/XCF16P/XCF32P.
2.
Float delays are measured with 5 pF AC loads. Transition is measured at ±200 mV from steady-state active levels.
3.
All AC parameters are measured with VIL = 0.0V and VIH = 3.0V.
4.
If THCE High < 2 s, TCE = 2 s.
5.
If THOE Low < 2 s, TOE = 2 s.
6.
This is the minimum possible TCYC. Actual TCYC = TCAC + FPGA Data setup time. Example: With the XCF32P in serial mode with VCCO at
3.3V, if FPGA data setup time = 15 ns, then the actual TCYC = 25 ns +15 ns = 40 ns.
7.
Guaranteed by design; not tested.
8.
CF, EN_EXT_SEL, REV_SEL[1:0], and BUSY are inputs for the XCFxxP PROM only.
9.
When JTAG CONFIG command is issued, PROM drives CF Low for at least the THCF minimum.
Symbol
Description
XCF01S, XCF02S,
XCF04S
XCF08P, XCF16P,
XCF32P
Units
Min
Max
Min
Max
相關(guān)PDF資料
PDF描述
GBM25DRXH CONN EDGECARD 50POS DIP .156 SLD
GRM21AR72E102KW01D CAP CER 1000PF 250V 10% X7R 0805
XCF04SVO20C IC PROM IN SYST PRG 3.3V 20TSSOP
TAWD106K050R0700 CAP TANT 10UF 50V 10% 2917
T95R336K035LZAL CAP TANT 33UF 35V 10% 2824
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCF04SVOG20C0100 制造商:Xilinx 功能描述:XLXXCF04SVOG20C0100 IC SYSTEM GATE
XCF04SVOG20C0936 制造商:Xilinx 功能描述:XLXXCF04SVOG20C0936 IC SYSTEM GATE
XCF04SVOG20C4118 制造商:Xilinx 功能描述:
XCF04SVOG48 制造商:XILINX 制造商全稱:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMS
XCF08P 制造商:XILINX 制造商全稱:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMs