- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19485 > XCR3064XL-7VQ44I (Xilinx Inc)IC CPLD 64 MACROCELL HP 44-VQFP PDF資料下載
參數(shù)資料
| 型號： | XCR3064XL-7VQ44I |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 2/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CPLD 64 MACROCELL HP 44-VQFP |
| 標(biāo)準(zhǔn)包裝： | 160 |
| 系列： | CoolRunner XPLA3 |
| 可編程類型： | 系統(tǒng)內(nèi)可編程（最少 1K 次編程/擦除循環(huán)） |
| 最大延遲時(shí)間 tpd(1)： | 7.0ns |
| 電壓電源 - 內(nèi)部： | 2.7 V ~ 3.6 V |
| 邏輯元件/邏輯塊數(shù)目： | 4 |
| 宏單元數(shù)： | 64 |
| 門數(shù)： | 1500 |
| 輸入/輸出數(shù)： | 36 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-TQFP |
| 供應(yīng)商設(shè)備封裝： | 44-VQFP（10x10） |
| 包裝： | 托盤 |
CoolRunner XPLA3 CPLD
10
DS012 (v2.5) May 26, 2009
Product Specification
R
Absolute Maximum Ratings
Table 7: Programming Specifications
Symbol
Parameter
Min.
Max.
Unit
DC Parameters
VCCP
VCC supply program/verify
3.0
3.6
V
ICCP
ICC limit program/verify(1)
-30
mA
VIH
Input voltage (High)
2.0
-
V
VIL
Input voltage (Low)
-
0.8
V
VOL
Output voltage (Low)
-
0.4
V
VOH
Output voltage (High)
2.4
-
V
AC Parameters
FMAX
TCK maximum frequency
-
10
MHz
PWE
Pulse width erase
100
-
ms
PWP
Pulse width program
10
-
ms
PWV
Pulse width verify
10
-
μs
TINIT
Initialization time(1)
-200
μs
TMS_SU
TMS setup time before TCK
↑
10
-
ns
TDI_SU
TDI setup time before TCK
↑
10
-
ns
TMS_H
TMS hold time after TCK
↑
20
-
ns
TDI_H
TDI hold time after TCK
↑
20
-
ns
TDO_CO
TDO valid after TCK
↓
-30
ns
Notes:
1.
Family specification. See individual device data sheets for specific device measurements.
Symbol
Parameter(1)
Min.
Max.
Unit
VCC
Supply voltage(2) relative to GND
–0.5
4.0
V
VI
Input voltage(3) relative to GND
–0.5
5.5(4)
V
IOUT
Output current, per pin
–100
100
mA
TJ
Maximum junction temperature
–40
150
°C
TSTR
Storage temperature
–65
150
°C
Notes:
1.
Stresses above those listed might cause malfunction or permanent damage to the device. This is a stress rating only. Functional
operation at these or any other condition above those indicated in the operational and programming specification is not implied.
2.
The chip supply voltage must rise monotonically.
3.
Maximum DC undershoot below GND must be limited to either 0.5V or 10 mA, whichever is easier to achieve. During transitions, the
device pins can undershoot to –2.0V or overshoot to 7.0V, provided this over- or undershoot lasts less than 10 ns and with the forcing
current being limited to 200 mA.
4.
External I/O voltage must not exceed VCC by 4.0V.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IRU1010-25CDTR | IC REG LDO 2.5V 1A D-PAK |
| TAJB224M050RNJ | CAP TANT 0.22UF 50V 20% 1210 |
| TAJB156K016H | CAP TANT 15UF 16V 10% 1210 |
| GBC07DRXN | CONN EDGECARD 14POS DIP .100 SLD |
| F151K33Y5RR6UK7R | CAP CER 150PF 3KV 10% RADIAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCR3064XL-7VQG100C | 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 1.5K GATES 64 MCRCLLS 166.67MHZ 0.35UM - Trays |
| XCR3064XL-7VQG100I | 制造商:Xilinx 功能描述:XLXXCR3064XL-7VQG100I IC SYSTEM GATE 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 1.5K GATES 64 MCRCLLS 166.67MHZ 0.35UM - Trays |
| XCR3064XL-7VQG44C | 制造商:Xilinx 功能描述:XLXXCR3064XL-7VQG44C IC SYSTEM GATE 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 1.5K GATES 64 MCRCLLS 166.67MHZ 0.35UM - Trays |
| XCR3064XL-7VQG44I | 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 1.5K GATES 64 MCRCLLS 166.67MHZ 0.35UM - Trays |
| XCR3064XLSERIES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64 Macrocell CPLD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。